Staff Semiconductor Power Engineer (ICB4)

Broadcom

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Discretionary annual bonus
Equity grant and annual equity awards
Comprehensive benefits: medical, 401(k
ESPP

Job summary

Broadcom is seeking a Staff Power Engineer to own end-to-end power definition, analysis, and optimization for next-generation chips. You will collaborate across architecture, RTL, physical design, and software to meet power and thermal envelopes.

Responsibilities include leading power lifecycle, performing rigorous power analysis from RTL to post-layout, and developing advanced power analysis flows and automation scripts.

Qualifications

  • Power definition, estimation, and optimization for complex SoCs.
  • Proficient with industry power tools (Pt-PX, PrimePower, RedHawk, Joules, PowerArtist).
  • Knowledge of UPF/CPF, CMOS physics, and power-reduction techniques.
  • Scripting in Python, Tcl, Perl for automation and data parsing.

Responsibilities

  • End-to-End ownership of power lifecycle from architectural definition to silicon validation.
  • Conduct dynamic and leakage power analysis at RTL through post-layout stages.
  • Develop and maintain power analysis flows, scripts, and methodologies.
  • Collaborate with PDN, IR/EM, thermal and packaging teams including board power profile work.

Skills

Power analysis
Python scripting
Tcl scripting
Perl scripting
AI-assisted scripting
Cross-functional collaboration
CMOS/low-power design

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree in Electrical/Computer Engineering

Tools

Pt-PX / PrimePower
RedHawk
Joules
PowerArtist

Job description

USA-CA San Jose Innovation Drive

Full time

R026486

Job Description:
Role Overview:

We are seeking a highly skilled and motivated Staff Power Engineer to join our semiconductor design team. In this role, you will be the primary driver for our power strategies, taking full ownership of end-to-end power definition, analysis, and optimization for our next-generation chips. You will work cross-functionally with architecture, RTL design, physical design, and software teams to ensure our products meet strict power and thermal envelopes.

Key Responsibilities:
  • End-to-End Ownership: Lead the complete power lifecycle for complex SoCs, from early architectural power definition and budgeting to final silicon validation.
  • Power Analysis: Conduct rigorous dynamic and leakage power analysis at various design stages (RTL, Gate-level, Post-layout) using industry-standard EDA tools.
  • Methodology Development: Architect, develop, and maintain advanced power analysis flows, automation scripts, and methodologies to improve accuracy and turnaround time.
  • Reduction & Optimization: Identify power bottlenecks and drive active power reduction strategies (e.g., clock gating, power gating, dynamic voltage and frequency scaling) across micro-architecture, logic, and physical implementation phases.
  • Cross-Functional Collaboration: Partner with the physical design team on power grid (PDN) sign-off and IR/EM drop analysis, and work with systems teams to align on thermal and packaging constraints, including collaborating with the board design team to define power profiles and thermal maps.
Required Qualifications:
  • Core Domain Expertise: Proven track record in semiconductor power definition, estimation, and optimization for complex SoCs or high-performance IPs.
  • EDA Tool Proficiency: Strong hands-on experience with industry-standard power analysis and sign-off tools (e.g., Synopsys Pt-PX / PrimePower, Ansys RedHawk, Cadence Joules, or PowerArtist).
  • Low-Power Design Knowledge: Deep understanding of modern low-power design intents and formats (UPF/CPF), CMOS device physics, and power reduction techniques.
  • AI-Assisted Scripting & Methodology: Proficiency in leveraging modern AI coding assistants to rapidly generate, debug, and optimize scripts (Python, Tcl, Perl) for workflow automation and data parsing, shifting focus from manual coding to AI-driven methodology development.
  • Educational Background: Bachelor’s (plus 8 years) or Master’s degree (plus 6 years) in Electrical Engineering, Computer Engineering, or a related field, with relevant industry experience commensurate with a mid-level/Staff role.
  • Communication Skills: Excellent analytical and problem-solving skills, with the ability to clearly communicate power trade-offs to cross-functional teams and leadership.
Preferred Qualifications:
  • Advanced Node Experience: Direct experience taping out designs in advanced semiconductor technology nodes (e.g., 7nm, 5nm, 3nm or below).
  • Thermal/IR Knowledge: Familiarity with thermal modeling, power delivery network (PDN) design, and voltage drop (IR/EM) mitigation.
  • Post-Silicon Validation: Experience correlating pre-silicon power estimates with post-silicon laboratory measurements.
Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Semiconductor Power Engineer (ICB4)
Staff Semiconductor Power Engineer (ICB4)

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical insurance
Dental plan
Vision plan
+4
R&D Staff Hardware Engineer
R&D Staff Hardware Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Annual bonus
Equity grants
Benefits package
Mechanical Engineer
Mechanical Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
IC Design Engineer
IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 122,000 - 195,000
Medical plans
Dental plans
Vision plans
+5
Analog/Mixed-Signal Design Engineer
Analog/Mixed-Signal Design Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 101,000 - 162,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+2
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grant
Comprehensive benefits
Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom • San Jose (CA)

On-site
USD 120,000 - 192,000
R&D Staff Hardware Engineer
R&D Staff Hardware Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(K) participation with company-memy
ESPP (Employee Stock Purchase Program)
+1
DFT Lead Engineer
DFT Lead Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Annual bonus and equity grants
Competitive benefits package
401(k) and ESPP
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant
Annual equity awards
+5