Staff Power Engineer - SoC Power & Low-Power Optimization

Broadcom Inc.

San Jose (CA)

On-site

USD 121,900 - 195,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental plan
Vision plan
401(k) with company match
Employee stock purchase program
Paid holidays
Vacation time

Job summary

Broadcom Inc. seeks a Staff Power Engineer in San Jose to own end-to-end power definition, analysis, and optimization for next-generation SoCs. You will collaborate with architecture, RTL, physical design, and software teams to meet strict power and thermal envelopes.

The role requires deep expertise in power estimation, UPF/CPF, and low-power techniques, plus hands-on scripting to automate flows. You will drive power-aware design across RTL to post-layout and contribute to PDN sign-off and

Qualifications

  • Core Domain Expertise: Proven track record in semiconductor power definition, estimation, and optimization for complex SoCs or high-performance IPs.
  • EDA Tool Proficiency: Strong hands-on experience with industry-standard power analysis and sign-off tools (e.g., Pt-PX/PrimePower, RedHawk, Joules, PowerArtist).
  • Low-Power Design Knowledge: Deep understanding of UPF/CPF, CMOS device physics, and power reduction techniques.
  • AI-Assisted Scripting: Proficiency in Python, Tcl, or Perl to automate workflows and parse data.

Responsibilities

  • End-to-End Ownership: Lead the complete power lifecycle for complex SoCs from architecture power budgeting to silicon validation.
  • Power Analysis: Perform dynamic and leakage power analyses at RTL, gate-level, and post-layout.
  • Methodology Development: Create and maintain advanced power analysis flows and automation scripts.
  • Reduction & Optimization: Drive power bottleneck reduction through clock gating, power gating, and DVFS across design stages.
  • Cross-Functional Collaboration: Align with PDN sign-off, IR/EM drop analysis, thermal constraints, and board-level power profiling.

Skills

Power analysis
Low-power design
Scripting (Python/Tcl/Perl)
AI-assisted tooling

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree in Electrical/Computer Engineering

Tools

Synopsys Pt-PX/PrimePower
Ansys RedHawk
Cadence Joules
PowerArtist

Job description

Broadcom Inc. seeks a Staff Power Engineer in San Jose to own end-to-end power definition, analysis, and optimization for next-generation SoCs. You will collaborate with architecture, RTL, physical design, and software teams to meet strict power and thermal envelopes.

The role requires deep expertise in power estimation, UPF/CPF, and low-power techniques, plus hands-on scripting to automate flows. You will drive power-aware design across RTL to post-layout and contribute to PDN sign-off and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff Semiconductor Power Engineer (ICB4)
Staff Semiconductor Power Engineer (ICB4)

Broadcom Inc. • San Jose (CA)

On-site
USD 121,000 - 195,000
Medical insurance
Dental plan
Vision plan
+4
SoC Power Design Engineer - Low-Power RTL and UPF
SoC Power Design Engineer - Low-Power RTL and UPF

Nutanix • San Diego (CA)

On-site
USD 140,000 - 210,000
Senior Software Engineer, Power & SoC Optimizations
Senior Software Engineer, Power & SoC Optimizations

Qualcomm • Denver (CO)

On-site
USD 146,000 - 220,000
Senior Staff Power Engineer — Digital & VLSI Design Lead
Senior Staff Power Engineer — Digital & VLSI Design Lead

Qualcomm • Folsom (CA)

On-site
USD 170,000 - 246,000
RTL Power Engineer — Energy Modeling & Optimization
RTL Power Engineer — Energy Modeling & Optimization

Sintegra Inc. • Mountain View (CA)

On-site
USD 120,000 - 180,000
Senior SoC Power Design Engineer (Low Power)
Senior SoC Power Design Engineer (Low Power)

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Staff Hardware Engineer for Ultra-High-Performance SOCs | Equity Eligible
Staff Hardware Engineer for Ultra-High-Performance SOCs | Equity Eligible

Socket.dev • San Jose (CA)

On-site
USD 122,000 - 195,000
Senior Server Power Architect for High-Performance SoCs
Senior Server Power Architect for High-Performance SoCs

Qualcomm • Santa Clara (CA)

On-site
USD 198,000 - 299,000
Chipset Power Architect - SOC Low-Power Leader
Chipset Power Architect - SOC Low-Power Leader

Qualcomm • San Diego (CA)

On-site
USD 211,000 - 318,000
Annual RSU grants
Discretionary bonus program
Competitive benefits package
RTL Power Engineer
RTL Power Engineer

Sintegra Inc. • Mountain View (CA)

On-site
USD 120,000 - 180,000