Staff Engineer, SoC Architecture – Memory Subsystem and Interconnect

Samsungresearchamerica; Mountain View (CA); On-site; USD 179,200 - 246,150; Full time

Job summary

Samsung Research America is hiring a SOC Architect in Mountain View, California. This role involves leading the design of Fabric, System Cache, and DRAM controller systems for future Samsung Galaxy products. The candidate should possess extensive experience in SOC or ASIC architecture and understand memory systems.

With a base pay range of $179,200 — $246,150, this position focuses on innovation and collaboration with global engineering teams.

Qualifications

• 8+ years of experience in SOC or ASIC design and architecture.
• Prior direct experience in Fabric, System Cache, DRAM controller Architecture.
• Understanding of memory scheduling and QoS.

Responsibilities

• Guide development of innovative architecture features for SOCs.
• Evaluate architecture proposals and communicate results.
• Collaborate across teams to bring proposals to fruition.

Skills

SOC or ASIC design and architecture

Fabric, System Cache, DRAM controller Architecture

Memory controller architecture

ARM bus infrastructure knowledge

JEDEC standards analysis

Education

BSc, Masters, or PhD in Computer Science/Engineering

Tools

BookSim Simulator

Platform Architect

Job description

Lab Summary

The Samsung Research America SOC Architecture Lab provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high-performance SoC architecture development for various Galaxy device lineups. This lab collaborates with Samsung’s strategic SoC partners, Samsung MX headquarter team, and key R&D teams around the globe to innovate and reinvent technology that will positively impact millions of people around the world via the Galaxy flagship products.

Position Summary

We are looking for a SOC Architect Fabric, System Cache and DRAM Controller to help architect next generation SOCs. This is a highly visible hands‑on role leading individual and team contributions to Fabric, System cache and DRAM controller sub‑system architecture, interface, performance, and power tradeoffs.

Position Responsibilities

• Guide on development of innovative Fabric, System cache and DRAM controller Architectural and microarchitectural features to boost power and performance on various targeted workloads in next generation SOCs
• Identify and deliver Fabric, System cache and DRAM controller subsystem architecture proposals for products in new and existing markets
• Evaluate architecture proposal benefits in collaboration with team of SoC Architects and communicate the results across related engineering audiences (SW, HW, Architecture, Leadership)
• Perform high‑level performance modeling/simulation and analysis of Fabric, System cache and DRAM controller features, applications, benchmarks, and complex use cases
• Direct and orchestrate performance modeling, and studies to support inclusion of these features in the next generation “Fabric, System cache and DRAM controller” microarchitecture based on performance, area or power improvement
• Deliver architecture/microarchitecture proposals and specifications to the design team and articulate them effectively across audiences ranging from hardware & software engineers to architecture community peers, and to technology leadership
• Collaborate with silicon bring‑up and product teams to verify and debug the proposal and its delivered performance
• Collaborate across teams to bring microarchitectural proposals to fruition across the SOC, Driver, OS, System through detailed documentations

Required Skills

• BSc, Masters, or PhD in Computer Science/Engineering, or equivalent combination of education, training, and experience
• 8+ years of experience in SOC or ASIC design and architecture
• Prior direct experience (> 5 years) in Fabric, System Cache, DRAM controller Architecture or microarchitecture is required
• Understanding of memory controller architecture, memory scheduling, prioritization and QoS
• Detailed knowledge of ARM bus infrastructure (ACE/AXI/AHB)
• Fluid knowledge of one or more JEDEC standards such as LPDDR, DDR, or HBM, and the ability to analyze such standards and drive recommendations
• Background in memory systems and computer architecture to understand the tradeoffs among memory bandwidth, latency, performance, power, SoC area

Special Attributes

• Experience with BookSim Simulator
• Experience with Platform Architect

Base Pay Range

$179,200 — $246,150 USD

Additional Information

Disclosure of Trade Secrets

Samsung has a strict policy on trade secrets. In applying to Samsung and progressing through the recruitment process, you must not disclose any trade secrets of a current or previous employer.

Essential Job Functions

This position will be performed in an office setting. The position will require the incumbent to sit and stand at a desk, communicate in person and by telephone, and frequently operate standard office equipment, such as telephones and computers.

Equal Employment Opportunity

At Samsung, we believe that innovation and growth are driven by an inclusive culture and a diverse workforce. We aim to create a global team where everyone belongs and has equal opportunities, inspiring our talent to be their true selves. Together, we are building a better tomorrow for our customers, partners, and communities.

Samsung Research America is committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

For more information regarding protection from discrimination under Federal law for applicants and employees, please refer to this link: Pay Transparency

Contact for reasonable accommodation

If you are an individual with a disability and would like to request a reasonable accommodation as part of the employment selection process, please contact the recruiter or email [e-mail].