Staff Engineer, Serdes Analog Design

Samsung Semiconductor

San Jose (CA)

Vor Ort

USD 156.000 - 253.000

Vollzeit

Vor 10 Tagen

Eine vollständige Bewerbung in einer Minute

Maßgeschneiderter Lebenslauf und Anschreiben – versandbereit.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

4+ weeks paid time off
Medical/Dental/Vision/401k
Charitable giving match
Fertility/adoption stipend
Onsite gym & wellness

Zusammenfassung

Samsung Semiconductor is seeking an experienced engineer to work on architecture and circuits for high-speed Serdes interconnects at the San Jose site. You’ll contribute to Serdes IPs, clock generation, and analog circuits with cutting-edge process technologies.

The role requires deep expertise in RF/Analog/Serdes design, proficiency with Cadence tools, and hands-on layout supervision, with a focus on power and performance in silicon.

Qualifikationen

  • Bachelors with 10+ years, Masters with 8+ years or PhDs with 5+ years of experience.
  • Minimum 2+ yrs experience RF/Analog/Serdes SoC design experience.
  • Knowledge of analog/mixed-signal circuits (bandgap, LDO, filters).
  • Knowledge of Serdes IPS: CTLE, DFE, FFE, clock distributions, PI, IQ generation.

Aufgaben

  • Design low-power and low-voltage analog and custom digital circuit components using advanced CMOS process technologies.
  • Translate component design specification to schematics and build simulation test-benches to evaluate performance, power, and reliability.
  • Supervise layout designers to generate LVS/DRC clean layouts and optimize for power and performance.
  • Validate functionality and performance in Silicon.

Kenntnisse

RF/Analog/Serdes
High-speed interconnect
EDA tools
Python scripting
Matlab
Layout supervision

Ausbildung

Bachelor's degree (10+ years)
Master's degree (8+ years)
PhD (5+ years)

Tools

Cadence
Spectre
Totem
EMX

Jobbeschreibung

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Location: Daily onsite presence at our San Jose, CA headquarters in alignment with our Flexible Work policy

What You’ll Do

In this role, you will actively work on architecture and circuits of high-speed interconnect transceiver (Serdes). You will work on circuits for Serdes IPs, clock generation as well as traditional analog circuits.

You’ll work with a team to develop high-performance and low-power serdes, including display interface, camera sensor interface, UCIe / die-to-die interconnect and 224/448Gbps UA-link/Ethernet using cutting-edge process technologies.

Responsibilities
  • Design low-power and low-voltage analog and custom digital circuit components using advanced CMOS process technologies
  • Translate component design specification to schematics. Build simulation test-benches to evaluate circuit performance, functionality, power consumption and reliability.
  • Supervise layout designers to generate LVS/DRC clean layout. Optimize layout to improve the power consumption and performance of circuits
  • Functionality and performance validation in Silicon
What You Bring
  • Bachelors with 10+ years, Masters with 8+ years or PhDs with 5+ years of experience.
  • Minimum 2+ yrs experience RF/Analog/Serdes SoC design experience.
  • Knowledge and experience with analog circuits/mixed signal circuits: such as bandgap, LDO, filters.
  • Knowledge and experience with circuits of Serdes IPS: CTLE, DFE, FFE, clock distributions, PI, IQ generation.
  • Knowledge of Serdes architecture and high-speed interconnect standard (USB, PCIe, UCIe)
  • Knowledge and experience with ESD, PLL, clock generation, ADC, DAC is a big plus.
  • Well-versed in EDA tools (Cadence, Spectre, Totem, EMX)
  • Comfortable with scripting languages (Python, Matlab)
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.
What We Offer
  • The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance.
  • This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.
  • Give Back: With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
  • Enjoy Time Away: You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
  • Care for Family: Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, caregiver support, and medical travel support.
  • Prioritize Emotional Wellness: With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.
  • Stay Fit: Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
  • Embrace Flexibility: Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$163,000—$253,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Applicant Privacy Policy

https://semiconductor.samsung.com/about-us/careers/us/privacy/

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Staff Engineer, Serdes Analog Design
Staff Engineer, Serdes Analog Design

Samsung Semiconductor Inc. • San Jose (CA)

Vor Ort
USD 157.000 - 243.000
Medical/Dental/Vision/401k
4+ weeks PTO annually
Fertility care stipend
+2
Staff Engineer, Serdes Analog Design
Staff Engineer, Serdes Analog Design

Samsung-Semiconductor • San Jose (CA)

Vor Ort
USD 163.000 - 253.000
Paid time off
Fertility support
Medical travel support
+1
Staff Analog/Mixed Signal Engineer
Staff Analog/Mixed Signal Engineer

Samsung Semiconductor • San Jose (CA)

Vor Ort
USD 163.000 - 253.000
4+ weeks PTO
Medical/Dental/Vision/401k
Charitable giving match
Senior RTL Engineer, IO Die and Interconnect IP in San Jose
Senior RTL Engineer, IO Die and Interconnect IP in San Jose

Energy Jobline ZR • San Jose (CA)

Vor Ort
USD 138.000 - 206.000
Senior Physical Design Engineer
Senior Physical Design Engineer

Conductor • San Jose (CA)

Vor Ort
USD 138.000 - 206.000
4+ weeks PTO
Competitive benefits
Fertility/adoption support
+1
Senior Physical Design Engineer
Senior Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

Vor Ort
USD 138.000 - 206.000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Staff HSIO Digital & Mixed Signal Design Engineer
Staff HSIO Digital & Mixed Signal Design Engineer

Samsung-Semiconductor • San Jose (CA)

Vor Ort
USD 163.000 - 253.000
Paid time off
Health benefits
Onsite gym
Principal Engineer, Serdes Analog Design
Principal Engineer, Serdes Analog Design

Samsung Semiconductor • San Jose (CA)

Vor Ort
USD 219.000 - 351.000
Medical/Dental/Vision
401(k)
Paid time off
+2
Principal Engineer, SOC Design
Principal Engineer, SOC Design

Samsung Semiconductor Inc. • San Jose (CA)

Vor Ort
USD 219.000 - 351.000
Senior Engineer, Physical Design AI/ML
Senior Engineer, Physical Design AI/ML

Samsung Semiconductor • San Jose (CA)

Vor Ort
USD 138.000 - 206.000
4+ weeks paid time off
Medical/Dental/Vision benefits
Flexible work policy
+1