Staff Engineer, RTL Implementation

Tenstorrent; Santa Clara (CA); Hybrid; USD 100,000 - 500,000; Full time

Job summary

Tenstorrent seeks a talented CPU design engineer to iterate front-end CAD flows for a RISC-V based CPU, collaborating with DV, PD, RTL and performance teams to achieve timing, power, and area convergence. You will perform synthesis, place and route, and work with core micro-architects to optimize configurations for best PPA, while pushing physical design methodologies and tools to improve efficiency.

The role is hybrid, based in Austin or Santa Clara, with learning opportunities across the CPU

Qualifications

• Experience in high-performance physical design.
• Proficient in Verilog/VHDL RTL coding and RTL simulation.
• Experience with synthesis, place and route, and physical design flows.
• Background in CPU micro-architecture.

Responsibilities

• Perform synthesis and initial place and route for new and legacy designs.
• Collaborate closely with core micro-architects to optimize core configurations for best PPA.
• Use innovative techniques to optimize power, performance, and area while driving physical design experiments and evaluating results.
• Enhance physical design environment, tools, and methodologies to improve development efficiency.

Skills

RTL coding

Verilog/VHDL

Synthesis & P&R

CPU micro-architecture

Power analysis

Simulation tools

Tools

Synthesis tools

Place & Route tools

Power analysis tools

RTL simulators

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We are looking for a talented engineer to join our CPU design team to iterate through front-end CAD flows on multiple process technologies while working closely with core micro-architects to refine CPU core configurations and optimizing PPA. You’ll work on a CPU based on RISC-V ISA, collaborating with DV, PD, RTL and performance teams to deliver a functional, timing, and power-converged design.

This role is hybrid, based out of Austin, TX or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

• Experienced in high-performance physical design.
• Proficient in RTL coding (Verilog/VHDL) and familiar with industry-standard tools for simulation and power analysis.
• Skilled in synthesis, place and route tools including flows and physical design methodology.
• Background in CPU micro-architecture.

What We Need

• Perform synthesis and initial place and route for new and legacy designs.
• Collaborate closely with core micro-architects to optimize core configurations for best PPA.
• Use innovative techniques to optimize power, performance, and area while driving physical design experiments and evaluating results.
• Enhance physical design environment, tools, and methodologies to improve development efficiency.

What You Will Learn

• End-to-end exposure to CPU design from microarchitecture through timing and power convergence.
• Hands-on experience optimizing CPU designs and driving PPA improvement.
• Integration of open-source and industry-standard tools to improve physical flows and results.
• Work in a deeply technical, highly collaborative team solving cutting-edge CPU design challenges.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.