Staff Engineer, Memory Systems & Fault Analytics

Conductor

San Jose (CA)

On-site

USD 163,000 - 253,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading technology firm is looking for a Staff Engineer in Memory Systems Architecture located in San Jose, California. This position involves mitigating DRAM failure rates, developing RAS algorithms, and collaborating with customers to enhance fault management. Ideal candidates should possess a Bachelor's degree with at least 10 years of experience in hardware fault management or related fields. The role emphasizes an innovative mindset and offers competitive compensation in the range of $163,000 to $253,000 USD per year.

Qualifications

  • 10+ years of relevant industry experience in hardware fault management.
  • Understanding of DRAM and HBM failure modes.

Responsibilities

  • Recommend solutions to mitigate field DRAM failure rate.
  • Establish value add of in-field fault management architecture.
  • Develop platform RAS algorithms for memory fault management.

Skills

Hardware fault management
Data center fleet management
Reliability Availability Serviceability (RAS)
ECC design and verification
Collaborative mindset

Education

Bachelor's degree with 10+ years experience or Master's with 8+ years or PhD with 5+ years

Job description

A leading technology firm is looking for a Staff Engineer in Memory Systems Architecture located in San Jose, California. This position involves mitigating DRAM failure rates, developing RAS algorithms, and collaborating with customers to enhance fault management. Ideal candidates should possess a Bachelor's degree with at least 10 years of experience in hardware fault management or related fields. The role emphasizes an innovative mindset and offers competitive compensation in the range of $163,000 to $253,000 USD per year.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff Engineer, Memory Systems Architect (RAS & Fault Mgmt)
Staff Engineer, Memory Systems Architect (RAS & Fault Mgmt)

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Memory Systems Architect — RAS & Telemetry Lead
Memory Systems Architect — RAS & Telemetry Lead

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 163,000 - 253,000
Charitable giving match
Paid time off 4+ weeks
Fertility/adoption stipend
+3
Staff Engineer, Memory Systems & In-Field Fault Analytics
Staff Engineer, Memory Systems & In-Field Fault Analytics

Samsungsemiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Medical/Dental/Vision/401k
Flexible Work Policy
+2
Senior DRAM Applications Engineer — SI/PI & Validation
Senior DRAM Applications Engineer — SI/PI & Validation

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Paid time off
Health benefits
Flexible work environment
Senior Principal DRAM Applications & Validation Engineer
Senior Principal DRAM Applications & Validation Engineer

Rambus • San Jose (CA)

Hybrid
USD 157,000 - 293,000
Flexible work environment
Competitive compensation package
Diversity and Inclusion initiatives
Senior DRAM Applications Engineer — SI/PI & Debug
Senior DRAM Applications Engineer — SI/PI & Debug

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks of paid time off
Inclusive rewards plan
Flexible work environment
+1
Staff Engineer, Memory Systems Architecture
Staff Engineer, Memory Systems Architecture

Conductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Staff Engineer, Memory Systems Architecture
Staff Engineer, Memory Systems Architecture

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Incentive opportunities
Medical/Dental/Vision
401(k)
+2
Senior Memory Systems Architect – DRAM & Emerging Tech
Senior Memory Systems Architect – DRAM & Emerging Tech

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 164,000 - 358,000
Medical, dental and vision plans
Paid time off
Paid holidays
+2
Senior DRAM Systems Architect - Lead Memory Platform Design
Senior DRAM Systems Architect - Lead Memory Platform Design

Micron Technology, Inc • Boise (ID)

On-site
USD 208,000 - 416,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program