Sr. Staff ASIC Verification Engineer

Tensordyne

Sunnyvale (CA)

On-site

USD 150,000 - 200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical benefits
Flexible work hours
Generous PTO policy
Meals and snacks provided

Job summary

Tensordyne in Sunnyvale, California is seeking a senior ASIC verification engineer to lead the verification of next-generation processors aimed at generative AI inference acceleration. The role demands extensive experience in ASIC verification, particularly with System Verilog and UVM, aligning with dynamic market needs.

The ideal candidate will ensure pre-silicon correctness, mentor verification engineers, and contribute to a collaborative and innovative team culture. Join us in shaping groundbreaking AI technology.

Qualifications

  • 15+ years of ASIC verification experience.
  • Expert in System Verilog and UVM.
  • Experience with high-speed interfaces.

Responsibilities

  • Ensure pre-silicon correctness of multi-million gate ASIC.
  • Lead verification planning from architecture through tapeout.
  • Mentor verification engineers and guide test planning.

Skills

ASIC verification experience
System Verilog
UVM
C/C++ or System-C
Object-oriented programming
High-speed interfaces (PCIe, Ethernet)
Python scripting

Education

B.S. in Electrical or Computer Engineering
M.S. preferred

Job description

About Tensordyne

Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Recogni is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for AI inference solutions that will make AI even more advantageous for compelling new applications. Recogni is a well‑funded, fast‑paced startup company with headquarters in both San Jose, CA, and Munich, Germany. We also have many talented team members working remotely. We prioritize our employees' well‑being and their families, aiming for a healthier, happier life inside and outside work. We value their contributions and offer tailored benefits for health and financial security, catering to different life stages. Our comprehensive benefits and competitive compensation, including flexible spending and Bonusly awards, reflect our commitment to a supportive and inspiring work environment.

About the role

As a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification and will be responsible for the pre‑silicon correctness of Tensordyne's next‑generation family of processors for generative AI inference acceleration. This ASIC's design closely couples novel computational accelerator units with 3rd‑party SoC IP blocks to deliver the high‑performance multi‑chip silicon solutions that will be at the heart of Tensordyne's vertically integrated, generative AI inference acceleration systems for data centers.

Responsibilities
  • Ensure the pre‑silicon correctness and quality of a multi‑million gate ASIC that integrates computational accelerators and 3rd‑party SoC IP blocks.
  • SoC/Subsystem verification of embedded CPUs such as ARM/RISC‑V and interconnect subsystem (including C and assembly diag validation).
  • Lead verification planning from architecture through tapeout.
  • Develop block‑level, sub‑system and full‑chip verification environment and tests to implement test plans.
  • Establish reusable verification methodologies and frameworks – scale testbenches to subsystem and full chip environments.
  • Work closely with design and architecture teams to understand the functional and performance goals of the design; and work together to make the design‑under‑test work under all specified circumstances.
  • Triage and debug functional and performance issues with the design‑under‑test.
  • Drive verification signoff criteria and quality metrics – handle bug tracking, coverage convergence and regression failures.
  • Mentor and technically guide verification engineers helping them through test planning and verification closure.
  • Perform diagnostic and post‑silicon validation tests in the lab.
Required Qualifications
  • 15+ years of ASIC verification experience – having taken multiple chips through the entire cycle of verification and post‑silicon validation.
  • Expert in System Verilog, UVM, Constraint Randomization, Functional Coverage.
  • Experience in C/C++ or System‑C.
  • Deep understanding of object‑oriented programming principles, constrained random stimulus, and coverage‑driven verification approach.
  • Verification experience of high‑speed interfaces (PCIe, Ethernet, DDR/HBM, SerDes, etc.).
  • Scripting experience (Python, Perl, TCL, shell programming) highly‑desirable.
  • Interest to explore AI architectures for convolution, transformer and other kinds of workloads.
  • Self‑starter and highly‑motivated to work in a dynamic start‑up environment.
  • B.S. (M.S. preferred) degree in Electrical or Computer Engineering (or similar field).
Reasons to Consider Joining Tensordyne
  • Ground floor opportunity with the team; be part of shaping one of the most exciting new companies.
  • Learning and development opportunities from a highly diverse and talented peer group, including experts in a wide range of fields, from Artificial Intelligence & Computer Vision to Systems & Device Engineering.
  • Competitive benefits package including Medical, Vision, Dental.
  • Perks including meals, snacks, drinks and us!
  • Sharp, motivated co‑workers in a fun office environment.
  • Flexible work hours & generous PTO policy.
Recogni's Culture
  • Put people first. We only succeed when our people succeed.
  • Ethics and integrity always – Being open, honest, and respectful of everyone.
  • Think Big. Be ambitious and have audacious goals.
  • Aim for excellence. Quality and excellence count in everything we do.
  • Own it and get it done. Results matter!
  • Make Each Person Better together than they would be as an individual.
  • Embrace each other's differences.
  • Embrace that there will be differences.

Recogni is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. ASIC Verification Engineer
Sr. ASIC Verification Engineer

Tensordyne • Sunnyvale (CA)

Hybrid
USD 120,000 - 160,000
Meals, snacks, and drinks
Learning and development opportunities
Fun office environment
Mid Level ASIC Design Engineer
Mid Level ASIC Design Engineer

Tensordyne • Sunnyvale (CA)

Hybrid
USD 120,000 - 180,000
Flexible spending
Bonusly awards
Health benefits
+1
Principal ASIC Architect
Principal ASIC Architect

Tensordyne • Sunnyvale (CA)

Hybrid
USD 150,000 - 200,000
Competitive pay
Comprehensive benefits
Flexibility
+1
Staff Hardware Design Engineer
Staff Hardware Design Engineer

Tensordyne • Sunnyvale (CA)

On-site
USD 120,000 - 150,000
Comprehensive benefits
Competitive compensation
Flexible spending options
Sr. ASIC EDA Workflow Engineer
Sr. ASIC EDA Workflow Engineer

Tensordyne • Sunnyvale (CA)

On-site
USD 110,000 - 140,000
Comprehensive benefits
Flexible spending options
Recognition programs
Member of Technical Staff, ASIC Verification
Member of Technical Staff, ASIC Verification

Netpreme • Boston (MA)

On-site
USD 180,000 - 240,000
Daily lunch stipend
Relocation assistance
Visa sponsorship
+1
Hardware Design Engineer
Hardware Design Engineer

Tensordyne • Sunnyvale (CA)

On-site
USD 80,000 - 120,000
Member of Technical Staff, ASIC Design
Member of Technical Staff, ASIC Design

Netpreme • Cambridge (MA)

On-site
USD 160,000 - 260,000
Relocation assistance
Visa sponsorship
Lunch stipend
+1
Member of Technical Staff, ASIC Design
Member of Technical Staff, ASIC Design

Netpreme • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Lunch stipend
Relocation assistance
Visa sponsorship
+2
Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU
Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity
Benefits