Sr. RTL Design Engineer (Silicon Engineering)

InvestedintheMission

Sunnyvale (CA)

On-site

USD 175,000 - 280,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock options
401(k) retirement plan
Medical, vision, dental coverage
Paid parental leave
Vacation and holidays
Disability and life insurance
Employee stock purchase plan

Job summary

SpaceX in Sunnyvale is seeking a Sr. RTL Design Engineer to help develop next‑generation ASICs for Starlink ground and space infrastructure.

You will define micro‑architecture, implement RTL in Verilog/SystemVerilog, and collaborate with verification, physical design, and test teams to deliver silicon that meets demanding performance and power goals. The ideal candidate has a bachelor’s degree in electrical/computer engineering or CS and at least 5 years of RTL experience, with strong knowledge

Qualifications

  • Bachelor’s degree in electrical/computer engineering or computer science.
  • 5+ years of RTL implementation experience.
  • Experience with Verilog/SystemVerilog.

Responsibilities

  • Evaluate architectural trade-offs based on features, performance requirements and system limitations.
  • Define micro-architecture, implement RTL in Verilog/SystemVerilog, integrate into top level and deliver fully verified design.
  • Work with verification team to ensure all aspects are covered and verified.
  • Provide timing constraints and support the physical implementation team.
  • Participate in silicon bring-up and validation.

Skills

Clock domain crossings
Power optimization
ASIC/SoC integration
Embedded CPU subsystems
AXI/AHB protocols
High speed design
Scripting (Python)
EDA tools (HDL simulators, HDL Lint)

Education

Bachelor's degree in electrical engineering, computer engineering, or computer science

Tools

HDL simulators
HDL Lint tools
EDA tools

Job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best‑in‑class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES
  • Evaluate architectural trade-offs based on features, performance requirements and system limitations
  • Define micro‑architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design
  • Work closely with verification team to ensure all aspects of the design are covered and verified
  • Provide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check)
  • Participate in silicon bring‑up and validation
BASIC QUALIFICATIONS
  • Bachelor’s degree in electrical engineering, computer engineering, or computer science
  • 5+ years of experience in RTL implementation
PREFERRED SKILLS AND EXPERIENCE
  • Ability to solve complex problems including clock domain crossings and power optimization
  • ASIC/SoC system integration experience
  • Experience with embedded CPU subsystems
  • Experience with standard bus protocols (e.g. AXI, AHB, etc.)
  • Experience with high speed and low power design techniques
  • Scripting skills (e.g. Python, etc.)
  • Experience with EDA tools such as HDL simulators and HDL Lint tools
  • Team‑player, can‑do attitude and ability to work well in a group environment while still contributing on an individual basis
  • Enjoys being challenged and learning new skills
ADDITIONAL REQUIREMENTS
  • Ability to work extended hours or weekends as needed for mission critical deadlines
COMPENSATION & BENEFITS

Pay range:
ASIC Design Engineer/Senior: $175,000.00 - $280,000.00/per year

Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long‑term incentives, in the form of company stock, stock options, or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

ITAR REQUIREMENTS
  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s Aff… and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

InvestedintheMission • Irvine (CA)

On-site
USD 165,000 - 260,000
Stock options
Employee Stock Purchase Plan
Medical, vision, and dental coverage
+2
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

InvestedintheMission • Redmond (WA)

On-site
USD 165,000 - 260,000
Stock options
Medical, vision, dental
Paid vacation and holidays
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

Latent AI • Austin (TX)

On-site
USD 100,000 - 140,000
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 235,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SpaceX • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Medical, vision, and dental coverage
+3
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
RTL Design Engineer (Silicon Engineering)
RTL Design Engineer (Silicon Engineering)

SpaceX • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid vacation and holidays
+1
Sr. RTL Design Engineer (Silicon Engineering)
Sr. RTL Design Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Redmond (WA)

On-site
USD 160,000 - 225,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+4