Sr. Principal Analog IC Designer

Cadence Design Systems; San Jose (CA); On-site; USD 154,000 - 286,000; Full time

Job summary

A leading technology company is seeking a Sr. Principal Analog IC Designer for its San Jose location. This role entails designing and developing complex analog/mixed signal IC circuits, requiring deep expertise in high-speed I/O designs. Candidates should have at least 7 years of industry experience along with an MS or PhD in Electrical Engineering. The position offers competitive compensation and a dynamic work environment focused on innovation and impact.

Benefits

Paid vacation and holidays

401(k) with employer match

Employee stock purchase plan

Medical, dental, and vision plans

Qualifications

• Minimum 7 years of experience in CMOS SerDes or high-speed I/O IC design.
• Knowledge of common SerDes standards and electrical requirements.
• Experience with designs at >10Gbps in <28nm technologies is a plus.

Responsibilities

• Design and develop analog/mixed signal IC circuit blocks from concept to verification.
• Ensure conformance to customer specifications and address circuit block issues.
• Utilize CAD tools for layout and physical verification.

Skills

Problem-solving

Analog aptitude

Communication

Team collaboration

Education

MS or PhD in Electrical Engineering

Tools

CAD tools for circuit simulation

Cadence tools

Job description

Sr. Principal Analog IC Designer

Sr. Principal Analog IC Designer

Apply now. Locations: SAN JOSE. Type: Full-time. Posted: 30+ Days Ago. Job Requisition ID: R49008.

About Cadence

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

The Principal Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications.

• Minimum 7 years of experience in CMOS SerDes or high-speed I/O IC design and development.
• Knowledge of common SerDes standards and electrical requirements is a plus.
• Thorough understanding of jitter and signal equalization techniques.
• Design experience in circuit blocks such as Driver, Receiver, Serializer, Deserializer, Phase Interpolator, Low jitter PLL, High Speed Clock Distribution, ADC, DAC, Bias, Bandgap, and Voltage Regulators.
• Strong problem-solving skills, analog aptitude, good communication skills, and team collaboration ability.
• Proficiency with CAD tools for circuit simulation, layout, and physical verification.
• Experience with Cadence tools, lab testing, and designs at >10Gbps in <28nm technologies is a plus.
• MS or PhD in Electrical Engineering.

Compensation and Benefits

The annual salary range for California is $154,000 to $286,000. Incentive compensation such as bonuses, equity, and benefits may also be available. Our benefits include paid vacation and holidays, 401(k) with employer match, employee stock purchase plan, medical, dental, and vision plans, among others.

Our Mission

We’re doing work that matters. Help us solve what others can’t.

Similar Jobs

• IC Packaging Principal Application Engineer (SAN JOSE, Posted 25 Days Ago)
• Physical Design, Sr Principal AE (SAN JOSE, Posted 8 Days Ago)
• Senior Physical Design Applications Engineer Returnship (2 Locations, Posted 30+ Days Ago)

About Cadence

Cadence creates technologies essential for modern life. We are a global EDA company providing software, hardware, and IP for semiconductor chip design, enabling our customers to create revolutionary products.

Recognized by Fortune as one of the 100 Best Companies to Work For, Cadence fosters a culture of innovation and meaningful work.

Equal Opportunity Employer

Cadence is an equal opportunity employer. All qualified applicants will receive consideration regardless of race, color, sex, age, national origin, religion, sexual orientation, gender identity, veteran status, disability, or other protected classes.