Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

Global Foundries

Santa Clara (CA)

On-site

USD 167,000 - 275,000

Full time

13 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

GlobalFoundries is seeking a Senior Manager/Deputy Director, Processor Design, to lead the design and delivery of next‑gen processor IP and SoC solutions. You will drive architecture, RTL development, integration and silicon execution while coordinating with architecture, verification, physical design, DFT, firmware, software and program management teams.

The role requires 12+ years in digital IC/SoC/processor design with strong leadership, PPA optimization, and stakeholder management skills.

Qualifications

  • Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.
  • 12+ years of experience in digital IC/SoC/processor design.
  • Strong expertise in: Microarchitecture development, RTL design (Verilog/SystemVerilog), processor pipelines and memory subsystems, SoC integration, ASIC design flow, synthesis and timing analysis.
  • Proven track record of successful silicon delivery and leadership of medium to large engineering teams.

Responsibilities

  • Lead end-to-end development of processor cores, subsystems, from architectural specification through tapeout.
  • Drive microarchitecture definition and RTL implementation for high-performance and low-power processor designs.
  • Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.
  • Guide architectural trade-off analysis and performance optimization activities.

Skills

Microarchitecture development
RTL design (Verilog/SystemVerilog)
Processor pipelines
Memory subsystems
SoC integration
ASIC design flow
Synthesis and timing analysis
Leadership and mentoring
Stakeholder management

Education

Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field

Job description

About GlobalFoundries: GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Summary of Role

The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next‑generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets.

Essential Responsibilities
Technical Leadership
  • Lead the end‑to‑end development of processor cores, subsystems, from architectural specification through tapeout.
  • Drive microarchitecture definition and RTL implementation for high‑performance and low‑power processor designs.
  • Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.
  • Ensure design compliance with functional, performance, power, reliability, and security requirements.
  • Guide architectural trade‑off analysis and performance optimization activities.
  • Establish and enforce design methodologies, coding guidelines, and best practices.
Program Execution
  • Develop project plans, resource allocation strategies, and execution schedules.
  • Track design milestones, identify risks, and implement mitigation plans.
  • Drive design reviews, signoff readiness, and cross‑functional execution alignment.
  • Ensure successful delivery of processor IP and SoC projects within schedule and quality targets.
  • Coordinate with global engineering teams and external partners where applicable.
Team Leadership & People Management
  • Build, mentor, and lead a high‑performing processor design team.
  • Define career development plans and coaching programs for engineers.
  • Recruit and retain top engineering talent.
  • Conduct performance discussions and support succession planning.
  • Foster a culture of technical excellence, innovation, collaboration, and accountability.
Other Responsibilities

Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Required Qualifications
  • Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.
  • Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design.
  • Strong expertise in:
  • Microarchitecture development
  • RTL design (Verilog/SystemVerilog)
  • Processor pipelines and memory subsystems
  • SoC integration
  • ASIC design flow
  • Synthesis and timing analysis
  • Proven track record of successful silicon delivery.
  • Experience leading medium to large engineering teams.
  • Strong understanding of PPA optimization techniques.
  • Excellent communication, leadership, and stakeholder management skills.
Preferred Qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • Experience with RISC‑V, MIPS, ARM, ARC, or custom processor architectures.
  • Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond).
  • Expertise in multicore processors, AI accelerators, or high‑performance computing architectures.
  • Experience leading geographically distributed teams.
  • Strong written & verbal communication skills.
  • Strong planning & Organizational skills.
Expected Salary Range

Expected Salary Range$167,000.00 - $275,000.00The exact Salary will be determined based on qualifications, experience and location.

Accommodation

If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case‑by‑case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.

Equal Opportunity

An offer with GlobalFoundries is conditioned upon the successful completion of pre‑employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING
Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

MIPS Holding Inc • Santa Clara (CA)

On-site
USD 187,000 - 255,000
PMTS ASIC Digital Design IP ENGINEERING
PMTS ASIC Digital Design IP ENGINEERING

MIPS Holding Inc • Santa Clara (CA)

On-site
USD 167,000 - 275,000
PMTS ASIC Digital Design IP ENGINEERING
PMTS ASIC Digital Design IP ENGINEERING

GlobalFoundries • Santa Clara (CA)

On-site
USD 167,000 - 275,000
Engineering Program Manager
Engineering Program Manager

GlobalFoundries • Richardson (TX)

On-site
USD 118,000 - 210,000
Lead Architect, Custom Silicon
Lead Architect, Custom Silicon

GLOBALFOUNDRIES U.S. INC. • Richardson (TX)

On-site
USD 132,000 - 242,000
Sr. Staff Engineer, Analog Design
Sr. Staff Engineer, Analog Design

MIPS Holding Inc • Richardson (TX)

On-site
USD 126,000 - 218,000
Equal opportunity employer
SMTS ASIC Digital Design
SMTS ASIC Digital Design

MIPS Holding Inc • Austin (TX)

On-site
USD 120,000 - 180,000
Sr. Principal Engineer, Design Technologist
Sr. Principal Engineer, Design Technologist

MIPS Holding Inc • Richardson (TX)

On-site
USD 171,000 - 296,000
SMTS ASIC Digital Design
SMTS ASIC Digital Design

GlobalFoundries • United States

On-site
USD 140,000 - 190,000
Staff Engineer, Analog Design
Staff Engineer, Analog Design

GLOBALFOUNDRIES U.S. INC. • Richardson (TX)

On-site
USD 106,000 - 184,000