Sr. DSP Systems Engineer (Silicon Engineering)

United States Digital Space LLC

Irvine (CA)

On-site

USD 165,000 - 265,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock options
401(k) plan
Medical/dental/vision coverage
Paid parental leave
3 weeks vacation

Job summary

United States Digital Space LLC in Irvine, California, is seeking a Senior DSP Systems Engineer (Silicon Engineering) to help develop next‑generation ASICs for space and ground networks. You will work with cross‑functional teams to design, model, and validate RF sensing and communications systems for Starlink.

The role requires 5+ years in system‑level modeling, DSP, or RF/wireless design, proficiency in MATLAB/C++/Python, and experience with AI‑driven architecture and digital beamforming.

Qualifications

  • Bachelors in STEM (e.g., CS, EE, physics, math) required.
  • 5+ years in system-level modeling, DSP, or RF/wireless design.
  • Experience with MATLAB, C/C++, Python; familiarity with GNU Radio is a plus.

Responsibilities

  • Drive program-level decisions on sensor firmware, software, and AI-driven architecture for RF sensing and satellite broadband systems.
  • Research and develop solutions with digital beamforming, massive MIMO, and device-to-device tech for on-orbit and ground applications.
  • Design, model, and test algorithms for system- and link-level performance; simulate modem, beamforming, and sensor data processing.
  • Collaborate with ASIC/FPGA, RF/antenna, and software teams to bring up silicon-based RF systems.
  • Create specifications, requirements, test procedures, and vectors; support silicon bring-up and system validation.
  • Analyze overall system performance including link budgets and impairments; define system test plans.

Skills

System-level modeling
Digital signal processing
RF/wireless design
MATLAB
C/C++
Python
Git
GNU Radio

Education

Bachelor’s degree in STEM
Master’s degree in EE (preferred)

Tools

MATLAB
C/C++
Python
GNU Radio
Git
JIRA/Confluence/Bamboo

Job description

the company was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today the company is actively developing the technologies to make this possible, with the ultimate goal ofenabling human life on Mars.

SR. DSP SYSTEMS ENGINEER (SILICON ENGINEERING)

At the company we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES
  • Drive program‑level decisions on sensor firmware, software, and AI‑driven architecture for large‑scale RF sensing and satellite broadband systems
  • Research and develop novel solutions incorporating advanced digital beamforming, massive MIMO, and direct‑to‑device technologyfor on‑orbit and ground‑based applications
  • Design, model, and test algorithms for system‑level and link‑level performance, including floating‑point/fixed‑point simulations of modem, beamforming, and sensor data processing
  • Work in close collaboration with ASIC/FPGA, RF/antenna, and software engineers to design, validate, and bring up silicon‑based RF sensing and communication systems
  • Generate spacecraft/consumer equipment specifications, requirements, test procedures, and bit‑/cycle‑accurate vectors; support silicon bring‑up, on‑orbit demonstrations, and system validation
  • Analyze overall system performance (including link budgets, impairments, and multi‑access schemes) and implement system test plans under dynamic program needs
BASIC QUALIFICATIONS
  • Bachelor’s degree in computer science, electrical/computer engineering, physics, math, or other STEM discipline
  • 5+ years of experience in system‑level modeling, digital signal processing, or RF/wireless system design
PREFERRED SKILLS AND EXPERIENCE
  • Master’s degree in electrical engineering with emphasis in communication systems, digital signal processing, or related fields
  • Experience with AI‑driven architecture, advanced digital beamforming, massive MIMO, and direct‑to‑device technologies
  • Professional experience working on RF sensors or wireless modems
  • Experience modeling RF and channel impairments (multipath, phase noise, group delay, fading, nonlinear distortion) and building system‑level simulators
  • Expertise in multiple access schemes (TDMA, CDMA, OFDMA), high‑data‑rate modem design/verification, and wireless standards (LTE, WiFi, etc.)
  • Proficiency in MATLAB, C/C++, and/or Python; experience with software‑defined radios (e.g., GNU Radio)
  • Strong understanding of link budgets, modem algorithms, hardware architectures, ASIC/FPGA development flows, and lab equipment
  • Experience with Git, Atlassian tools (JIRA, Confluence, Bitbucket, Bamboo), and cross‑functional collaboration
ADDITIONAL REQUIREMENTS
  • Ability to work extended hours and weekends as needed to support critical project and mission milestones
COMPENSATION AND BENEFITS:

Pay Range:
Level 3: $165,000.00 - $265,000.00

Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience.

  • Base salary is just one part of your total rewards package at the company.
  • You may also be eligible for long‑term incentives, in the form of company stock or long‑term cash awards.
  • Potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan.
  • Access to comprehensive medical, vision, and dental coverage.
  • Access to a 401(k) retirement plan.
  • Short and long‑term disability insurance.
  • Life insurance.
  • Paid parental leave.
  • Various other discounts and perks.
  • Accrue 3 weeks of paid vacation.
  • Eligible for 10 or more paid holidays per year.
  • Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.
ITAR REQUIREMENTS:
  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

the company is an Equal Opportunity Employer; employment with the company is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of the company’s Aff… or applicants requiring reasonable accommodation to the application/interview process should reach out to hr@unitedstatesdigital.space.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. DSP Systems Engineer (Silicon Engineering)
Sr. DSP Systems Engineer (Silicon Engineering)

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options and long-term incentives
Discretionary bonuses
Employee Stock Purchase Plan
+1
Sr. Technical Project Lead (Silicon Engineering)
Sr. Technical Project Lead (Silicon Engineering)

United States Digital Space LLC • Sunnyvale (CA)

On-site
USD 175,000 - 280,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
Sr. Technical Project Lead (Silicon Engineering)
Sr. Technical Project Lead (Silicon Engineering)

United States Digital Space LLC • Redmond (WA)

On-site
USD 165,000 - 260,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
+2
Sr. Technical Project Lead (Silicon Engineering)
Sr. Technical Project Lead (Silicon Engineering)

United States Digital Space LLC • Austin (TX)

On-site
USD 100,000 - 130,000
Sr. Technical Project Lead (Silicon Engineering)
Sr. Technical Project Lead (Silicon Engineering)

United States Digital Space LLC • Irvine (CA)

On-site
USD 165,000 - 260,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. DSP Systems Engineer (Silicon Engineering)
Sr. DSP Systems Engineer (Silicon Engineering)

SpaceX • Irvine (CA)

On-site
USD 165,000 - 265,000
Stock options
Long-term incentives
Employee stock purchase plan
+7
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Irvine (CA)

On-site
USD 165,000 - 230,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Medical, vision, dental
401(k)
+2
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Redmond (WA)

On-site
USD 165,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
New Graduate Engineer, Silicon Engineering
New Graduate Engineer, Silicon Engineering

United States Digital Space LLC • Redmond (WA)

On-site
USD 125,000 - 200,000
Stock options
401(k) plan
Health insurance
+1