Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC

Austin (TX)

On-site

USD 110,000 - 140,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

United States Digital Space LLC in Austin, Texas, seeks a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for deployment in innovative satellite technologies. The role involves digital ASIC verification, including constructing test plans and executing test sequences.

The ideal candidate will have a Bachelor’s degree in electrical engineering, at least 5 years of relevant experience, and be authorized to work in the U.S. Join a dynamic team leading advancements in satellite connectivity.

Qualifications

  • 5+ years of experience with design verification and test bench development.
  • Experience with verification methodologies such as UVM/OVM/VMM.
  • Experience in constrained random verification.

Responsibilities

  • Responsible for digital ASIC verification at block and system level.
  • Write and review test plans, develop test harnesses and test sequences.
  • Responsible for test plan execution, running regressions.

Skills

Design verification
Test bench development
Object-oriented programming
Problem-solving skills
Scripting languages (Python)

Education

Bachelor’s degree in electrical engineering or computer engineering
Advanced degree in electrical engineering or computer engineering

Job description

the company was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today the company is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)

At the company we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES
  • Responsible for digital ASIC verification at block and system level
  • Write and review test plans, develop test harnesses and test sequences
  • Responsible for test plan execution, running regressions, code and functional coverage closure
  • Contribute towards pre‑silicon verification, chip bring‑up and post‑silicon validation
  • Be a hands‑on self‑starter who can execute the steps required to fully verify a complex digital designs
BASIC QUALIFICATIONS
  • Bachelor’s degree in electrical engineering or computer engineering
  • 5+ years of experience with design verification and test bench development
PREFERRED SKILLS AND EXPERIENCE
  • Advanced degree in electrical engineering or computer engineering
  • Experience with verification methodologies such as UVM/OVM/VMM
  • Strong object‑oriented programming knowledge
  • Strong problem‑solving and coding skills
  • Experience in constrained random verification
  • Expertise in developing test plans, implementing coverage models, and analyzing results
  • Experience with scripting languages, e.g. Python for automation
  • RTL design, chip bring‑up, and post‑silicon validation experience
  • Ability to work in a dynamic environment with changing needs and requirements
ADDITIONAL REQUIREMENTS
  • Ability to work extended hours and weekends as needed to meet critical milestones
ITAR REQUIREMENTS
  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

the company is an Equal Opportunity Employer; employment with the company is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of the company’s Affiantive Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to hr@unitedstatesdigital.space.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Irvine (CA)

On-site
USD 165,000 - 230,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Redmond (WA)

On-site
USD 165,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Medical, vision, dental
401(k)
+2
Design Verification Engineer (Silicon Engineering)
Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Austin (TX)

On-site
USD 80,000 - 120,000
Design Verification Engineer (Silicon Engineering)
Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Medical, Vision, Dental
401(k)
Life Insurance
+3
Design Verification Engineer (Silicon Engineering)
Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1
Design Verification Engineer (Silicon Engineering)
Design Verification Engineer (Silicon Engineering)

United States Digital Space LLC • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. Technical Project Lead (Silicon Engineering)
Sr. Technical Project Lead (Silicon Engineering)

United States Digital Space LLC • Austin (TX)

On-site
USD 100,000 - 130,000
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 165,000 - 260,000
Stock options
Medical, vision and dental coverage
401(k) retirement plan
+1
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Sr. ASIC Design Verification Engineer (Silicon Engineering)

SpaceX • Austin (TX)

On-site
USD 180,000 - 240,000