SoC Static Timing Analysis (STA) Engineer, HBM

Micron Technology, Inc.; Richardson (TX); On-site; USD 198,000 - 337,000; Full time

Benefits offered by this job

Medical, dental, vision plans

Paid time off

Equity and bonuses

Job summary

Micron Technology, Inc. is seeking an experienced SoC Static Timing Analysis Engineer to own end-to-end STA and sign-off across checks, modes, corners, and voltage/temperature conditions.

You will develop robust SDCs for clocks, resets, and HBM interfaces, and drive timing closure with P&R teams on 5nm or below processes. Preferred expertise includes Python/Tcl scripting for automation, multi‑mode/multi‑corner timing, and post‑silicon timing correlation.

Qualifications

• 10+ years of hands-on experience owning chip-level static timing analysis and full timing sign-off on multiple tape-outs at 5nm or below.
• Deep expertise with industry-standard static timing analysis tools such as Synopsys PrimeTime and/or Cadence Tempus.
• Expert understanding of advanced timing concepts including multi-mode multi-corner analysis, on-chip variation, signal integrity, and power-aware timing.
• Proven ability to develop and manage complex hierarchical SDC constraints for large systems on chip with multiple clock and power domains.
• Proficiency in Python and/or Tcl scripting for timing flow automation, constraint management, and quality of results reporting.

Responsibilities

• Own end-to-end chip-level static timing analysis and sign-off across all checks, modes, corners, and voltage/temperature conditions.
• Develop, maintain, and validate sign-off quality SDCs for clocks, resets, and HBM interfaces.
• Drive timing closure at block, subsystem, and full-chip levels through critical path analysis and ECOs.
• Lead signal integrity and crosstalk analysis and partner with physical design on mitigation strategies.
• Build and maintain STA automation and flows using Python and Tcl for reporting and dashboards.
• Conduct post-silicon timing correlation and communicate risks and sign-off readiness to leads.

Skills

Static Timing Analysis

Timing sign-off

Python scripting

Tcl scripting

PrimeTime

Cadence Tempus

OCV/AOCV/POCV

DFT interfaces

HBM knowledge

Clock domain crossing timing

Tools

Synopsys PrimeTime

Cadence Tempus

Job description

Req ID: JR113632 SoC Static Timing Analysis (STA) Engineer, HBM

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.

Key Responsibilities

• Responsibilities will include, but are not limited to:
• Own end-to-end chip-level static timing analysis and sign-off across all checks, modes, corners, and voltage and temperature conditions.
• Develop, maintain, and validate sign-off quality Synopsys Design Constraints (SDC) for clocks, resets, high-bandwidth memory (HBM) interfaces, design for test (DFT), and configuration logic.
• Drive timing closure at block, subsystem, and full-chip levels through critical path analysis, engineering change orders (ECOs), and close collaboration with physical design on placement, clock tree synthesis, and routing.
• Perform multiple mode/mmc analysis including clock domain crossing timing, on‑chip variation (OCV, AOCV, POCV), and advanced-node timing methodologies.
• Lead signal integrity and crosstalk analysis, identify noise‑induced timing issues, and partner with physical design teams on mitigation strategies.
• Build and maintain static timing analysis automation and flows using Python and Tcl for reporting, regression tracking, quality of results dashboards, and sign-off readiness.
• Conduct post‑silicon timing correlation. Define and drive organization‑wide static timing analysis methods, sign‑off standards, timing closure guidelines, readiness reviews, and tape‑out sign‑off gates. Clearly communicate timing status, risks, and closure plans to build leads and senior management.
• Mentor and support engineers early in their careers. Contribute to build documentation and timing sign‑off artifacts. Collaborate with Physical Build, RTL Build, Verification, Build for Test, Product Engineering, and Test teams to ensure timing requirements are met throughout the build cycle.

Minimum Qualifications

• 10+ years of hands‑on experience owning chip‑level static timing analysis and full timing sign‑off on multiple tape‑outs at 5nm or below.
• Deep expertise with industry‑standard static timing analysis tools such as Synopsys PrimeTime and/or Cadence Tempus.
• Expert understanding of advanced timing concepts including multi‑mode multi‑corner analysis, on‑chip variation, signal integrity, and power‑aware timing.
• Proven ability to develop and manage complex hierarchical SDC constraints for large systems on chip with multiple clock and power domains.
• Proficiency in Python and/or Tcl scripting for timing flow automation, constraint management, and quality of results reporting.

Preferred Qualifications

• Experience with high‑bandwidth memory (HBM), dynamic random‑access memory (DRAM), or memory‑centric system‑on‑chip designs.
• Exposure to design for test timing, including scan, memory built‑in self‑test (MBIST), and Joint Test Action Group (JTAG) interfaces.
• Experience with chiplet‑based or three‑dimensional integrated circuit designs and die‑to‑die interface timing methodologies.
• Familiarity with foundry process design kits, Liberty timing models, and advanced noise and variation modeling.
• Strong communication skills with the ability to present timing status, risks, and sign‑off readiness to multi‑functional teams and senior leadership.
• Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

Job Profile(s)

Machine Learning Engineer 5

Relocation Level: TBD

The US base salary range that Micron Technology estimates it could pay for this full‑time position is:

$198,000.00 - $337,000.00 a year

Additional compensation may include benefits, bonuses and equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job‑related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.