Enable job alerts via email!

Silicon Validation Engineer

NVIDIA

Santa Clara (CA)

Hybrid

USD 168,000 - 311,000

Full time

6 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading technology company is searching for a versatile engineer to join its HW ArchDev team. This position focuses on developing methodologies for validating next-gen silicon and resolving complex debugging challenges, leveraging your extensive experience in GPU/SOC architecture and collaborative skills. Join NVIDIA to contribute to groundbreaking advancements in GPU and AI technology while enjoying competitive salaries and a diverse work environment.

Benefits

Competitive salaries
Generous benefits package
Equity eligibility

Qualifications

  • 8+ years of experience in silicon validation and stress testing methodologies.
  • Deep understanding of GPU/SOC architecture.
  • Effective communication across functional teams.

Responsibilities

  • Develop methodologies for system-level silicon stress and validation.
  • Lead debugging efforts for silicon and system-level issues.
  • Bring up new flows and tests.

Skills

Collaboration
Debugging
System-level architecture
Post silicon debug

Education

BS or MS degree in Electrical Engineering or Computer Engineering

Job description

NVIDIA Silicon Solutions Group is seeking a versatile engineer to be part of the HW ArchDev team. The SSG team is uniquely positioned to have an end-to-end view of the product development cycle - from early arch definition through bringup to product release.

Our ArchDev arm is a hub for all silicon and system-level feature development, cost-benefit analysis, system integration solutions, and system POR alignment. As a member of this team, you will define the validation methodology, design, SW/FW, and tool requirements needed for HW validation and bring up next-gen silicon. Your work will directly benefit the quality of NVIDIA products.

What you'll be doing:

  • Develop new end-to-end methodologies, processes, and workflows targeting system-level silicon stress, concurrency, and PVT coverage.

  • Lead debug efforts from the HW side to root cause feature sequences bugs, silicon bugs, and sophisticated system-level issues caused by interactions between multiple HW and SW features.

  • Bringup new flows, tests, and PVT solutions.

  • Apply insights from bring-up execution and post-action reviews to continually improve coverage.

What We Need to See:

  • BS or MS degree in EE/CE or equivalent experience

  • Effective in a collaborative environment.

  • 8+ years of experience in some of the following areas:

  • Developing end-to-end silicon validation and stress testing, PVT methodologies for next-generation silicon

  • Deep understanding of GPU/SOC system-level architecture

  • Working experience with silicon active and low power features, boot, binning, PVT sensitivity, platform component losses

  • Post silicon debug and evaluate fix options against product needs.

  • Effective collaboration and communication across different functional teams.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the world’s most desirable employers in the technology field. We encourage you to join our team, which consists of some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about joining an outstanding team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

The base salary range is 168,000 USD - 310,500 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Silicon Validation Engineer

Google

Mountain View null

On-site

On-site

USD 132.000 - 189.000

Full time

-1 days ago
Be an early applicant

Silicon Validation Engineer

Apple Inc.

Cupertino null

On-site

On-site

USD 151.000 - 215.000

Full time

Today
Be an early applicant

Analog Custom Silicon Validation Engineer

AECOM

Cupertino null

On-site

On-site

USD 121.000 - 184.000

Full time

9 days ago

Senior Staff Post-Silicon Validation Engineer

Marvell Semiconductor, Inc.

Santa Clara null

On-site

On-site

USD 121.000 - 182.000

Full time

15 days ago

Senior Mixed Signal Design Validation Engineer

NVIDIA Corporation

Santa Clara null

On-site

On-site

USD 168.000 - 311.000

Full time

5 days ago
Be an early applicant

Senior HSIO Validation Engineer

NVIDIA Corporation

Santa Clara null

On-site

On-site

USD 168.000 - 311.000

Full time

5 days ago
Be an early applicant

CPU Post-Silicon Validation Engineer - Multiple Levels (San Diego, Santa Clara, and Austin)

AECOM

Santa Clara null

On-site

On-site

USD 139.000 - 235.000

Full time

30+ days ago

PMU Silicon Validation Engineer

Apple

Cupertino null

On-site

On-site

USD 143.000 - 265.000

Full time

22 days ago

HSIO Functional Validation Engineer

NVIDIA

Santa Clara null

Hybrid

Hybrid

USD 136.000 - 265.000

Full time

4 days ago
Be an early applicant