Senior Staff Engineer, SoC NPU Architect

Samsung Research America (SRA)

Mountain View (CA)

On-site

USD 204,000 - 306,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Samsung Research America in Mountain View, CA, is seeking an experienced NPU Architect to drive next-generation SOC architecture, interfaces, performance and power tradeoffs. You will lead architecture work from exploration to model development and co-design HW/SW with the design team and cross-functional partners.

This hands-on role requires deep expertise in NPU architecture, cycle-accurate modeling, and ML platforms, with a track record of delivering architecture proposals and specifications

Qualifications

  • Bachelor’s, Masters or PhD in Electrical, Computer Science, related field or equivalent.
  • 14+ years of experience in NPU architecture & development.
  • Hands-on experience in cycle-accurate performance and functional models.
  • Strong knowledge of CNN and LLM models.
  • Proficient in Python, SystemC and/or C++.
  • Experience with ML frameworks (TensorFlow, PyTorch, ONNX).
  • Experience in micro-architecture of SoC and interface subsystems.
  • Self-motivated, team-oriented problem-solver.

Responsibilities

  • Propose innovative NPU features to boost Performance, Power and Area on targeted workloads.
  • Perform high-level performance modeling/analysis of NPU features and workloads.
  • Develop cycle-accurate NPU performance models and correlate with silicon.
  • Deliver architecture proposals and specs to design teams and leadership.
  • Analyze benchmarks and workloads for architecture optimizations.
  • Map AI use cases to NPU implementations.
  • Co-design of software and hardware for low power and high performance.
  • Collaborate across teams to realize architecture proposals across SOC, drivers, OS, and systems.

Skills

NPU architecture
Python
C++
CNN/LLM models
ML frameworks (TensorFlow, PyTorch, ON
SoC microarchitecture
SystemC
Hardware-software co-design
Team collaboration

Education

Bachelor’s, Masters or PhD in Electrical/CS

Tools

SystemC
TensorFlow
PyTorch
ONNX

Job description

Lab Summary

The Samsung SoC Architecture Lab explores innovative SoC architecture, key IP blocks (CPU, GPU, NPU), bus / memory subsystem and multimedia subsystems for future Samsung Galaxy products (Smartphones, IoT and future devices) echoing Samsung’s AI for All strategy. We are defining the high-performance SoC architecture development for various Galaxy device lineups. This lab collaborates with Samsung MX headquarter team, key R&D teams around the globe and Samsung's strategic SoC partners to innovate and reinvent technology that will positively impact hundred-millions of people around the world via the Galaxy flagship products.

Lab Summary

The Samsung SoC Architecture Lab explores innovative SoC architecture, key IP blocks (CPU, GPU, NPU), bus / memory subsystem and multimedia subsystems for future Samsung Galaxy products (Smartphones, IoT and future devices) echoing Samsung’s AI for All strategy. We are defining the high-performance SoC architecture development for various Galaxy device lineups. This lab collaborates with Samsung MX headquarter team, key R&D teams around the globe and Samsung's strategic SoC partners to innovate and reinvent technology that will positively impact hundred-millions of people around the world via the Galaxy flagship products.

Position Summary

We are looking for a NPU Architect for next generation SOCs. This is a highly visible hands-on role leading individual and team contributions to NPU sub-system architecture, interface, performance and power tradeoffs. Responsible for anywhere from early-stage architectural exploration, research work focusing on machine learning, defining new features, performance modeling, Hardware-Software co optimization.

Position Responsibilities
  • Propose innovative NPU Architectural and micro-architectural features to boost PPA (Performance, Power and Area) on various targeted workloads in next generation SOCs
  • Perform high-level performance modeling/simulation and analysis of NPU features, applications, benchmarks, and complex uses case
  • Develop cycle accurate and analytical NPU performance model and correlate with Silicon
  • Deliver architecture/microarchitecture proposals and specifications to the design team and articulate them effectively across audiences ranging from hardware & software engineers to architecture community peers, and to technology leadership
  • Analyzing benchmarks, application workloads, and performance simulation results for architecture and microarchitecture optimizations
  • Map AI use cases to NPU.
  • Optimize and co-design of SW and HW to develop new architectures for low power and high performance
  • Collaborate across teams to bring architecture proposals to fruition across the SOC, Driver, OS and System through detailed documentation
Required Skills
  • Bachelor’s, Masters or PhD degree in Electrical, Computer Science, related Science or equivalent combination of education, training and experience
  • 14+ years of experience in NPU architecture & development
  • Hands on experience in developing cycle accurate performance and functional models
  • Good knowledge and hands on experience in in CNN and LLM models
  • Proficient programming skills in Python, System C and/or C++
  • Experience in ML frameworks (TensorFlow, PyTorch, ONNX)
  • Experience in micro architecture of SoC, interface subsystems, logic modules
  • Self-motivated problem-solver with an ability to work well in a team
Special Attributes
  • Experience in performance/power modeling using Platform Architect
  • Experience in mapping AI use cases to IPs
  • Experience with hardware memory managements units, prefetching or memory subsystems
  • Experience with multi-core systems and memory coherency
  • Experience in ML model optimization on GPU Architecture
  • Highly motivated with good verbal and written communication skills
Base Pay Range

Our total rewards programs are designed to motivate and engage exceptional talent. The base pay range for roles at this level is listed below, but may be higher or lower in other states due to geographic differentials in the labor market. Within the base pay range, individual rates depend on a number of factors—including the role’s function and location as well as the individual’s knowledge, skills, experience, education and training. This is part of our comprehensive compensation package with annual bonus eligibility and generous benefits to help you live life well.

$203,700 - $305,500 USD

Additional Information
Disclosure of Trade Secrets

Samsung has a strict policy on trade secrets. In applying to Samsung and progressing through the recruitment process, you must not disclose any trade secrets of a current or previous employer.

Essential Job Functions

This position will be performed in an office setting. The position will require the incumbent to sit and stand at a desk, communicate in person and by telephone, and frequently operate standard office equipment, such as telephones and computers.

Samsung Research America is committed to complying with all Federal, State and local laws related to the employment of qualified individuals with disabilities. If you are an individual with a disability and would like to request a reasonable accommodation as part of the employment selection process, please contact the recruiter or email sratalent@samsung.com.

Equal Employment Opportunity

At Samsung, we believe that innovation and growth are driven by an inclusive culture and a diverse workforce. We aim to create a global team where everyone belongs and has equal opportunities, inspiring our talent to be their true selves. Together, we are building a better tomorrow for our customers, partners, and communities.

Samsung Research America is committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Pay Transparency

For more information regarding protection from discrimination under Federal law for applicants and employees, please refer to this link: Pay Transparency

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Staff Engineer, SoC NPU Architect
Senior Staff Engineer, SoC NPU Architect

Samsung-Research-America • Mountain View (CA)

On-site
USD 204,000 - 306,000
Senior Staff Engineer, SoC NPU Architect
Senior Staff Engineer, SoC NPU Architect

Samsungresearchamerica • Mountain View (CA)

On-site
USD 204,000 - 306,000
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 138,000 - 206,000
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsungsemiconductor • San Jose (CA)

On-site
USD 219,000 - 351,000
Charitable giving match
Paid time off 4+ weeks
Fertility/adoption support
+1
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsungsemiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks paid time off
Incentive opportunities
Diverse benefits package
+3
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsung Semiconductor • San Jose (CA)

On-site
USD 219,000 - 351,000
CPU Micro-architect
CPU Micro-architect

Samsung Semiconductor • Austin (TX)

On-site
USD 151,000 - 252,000
Medical, dental, vision insurance
401(k)
Tuition assistance
+2
Staff Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Staff Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 163,000 - 253,000
Paid time off
Holidays & sick leave
Fertility care stipend
+3
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Senior Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU
Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPU

Socket.dev • San Jose (CA)

On-site
USD 219,000 - 351,000
Health insurance
Employee equity