SENIOR STAFF ANALOG/MIXED-SIGNAL DESIGN ENGINEER (SERDES)

Hatch Pros, Inc.; San Jose (CA); On-site; USD 150,000 - 200,000; Full time

Job summary

A leading company in the Silicon Valley area is seeking a Senior Staff Analog/Mixed-Signal Design Engineer for a 12-month contract focusing on high-speed SerDes transceivers. This role involves architecting and optimizing analog circuits, contributing to cutting-edge silicon technology, and working closely across teams to meet design specifications and performance goals.

Benefits

Work with cutting-edge technologies

Stable engagement with potential for extensions

High-impact role in a world-class engineering team

Qualifications

• 7+ years of industry experience in RF/Analog/SerDes SoC design.
• Strong experience with analog/mixed-signal circuit design including Bandgap, LDO, and filters.
• Deep understanding of SerDes architecture and high-speed I/O standards like PCIe and USB.

Responsibilities

• Architect, design, and optimize analog/mixed-signal circuits for SerDes applications.
• Collaborate on system-level design with digital and layout teams.
• Supervise and review layout to ensure design meets performance and reliability standards.

Skills

Analog/Mixed-Signal Design

Collaboration

Communication

Scripting

Data Analysis

Education

MS or Ph.D. in Electrical Engineering

Tools

Cadence Virtuoso

Spectre

Python

MATLAB

Job description

SENIOR STAFF ANALOG/MIXED-SIGNAL DESIGN ENGINEER (SERDES)

SENIOR STAFF ANALOG/MIXED-SIGNAL DESIGN ENGINEER (SERDES)

2 days ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Hatch Pros

Recruitment Manager @ HatchPros | Tech Recruitment Certified Professional

Job Description

Video

San Jose, CA – 100% Onsite (5 days/week)

12 Months (Contract – Possible Extensions)

Samsung is seeking a Senior Staff Analog/Mixed-Signal Design Engineer to join our high-performance design team in San Jose. This role will focus on architecture, design, optimization, and validation of high-speed SerDes transceivers and related analog/mixed-signal IP components. You will contribute to cutting-edge SoC solutions used in next-generation interconnect standards such as PCIe, USB, and UCIe.

Key Responsibilities:

• Architect, design, and optimize analog/mixed-signal circuits for SerDes applications.
• Design components such as bandgap references, LDOs, CTLE, DFE, FFE, PI, IQ generation, and clock distribution networks.
• Collaborate on system-level design and floorplanning with digital and layout teams.
• Supervise and review layout to ensure design meets performance and reliability standards (e.g., ESD, IR drop, EM compliance).
• Contribute to silicon bring-up, validation, and debugging in the lab.
• Work closely with architecture teams to define technical specifications and performance goals.
• Document design architecture, assumptions, and test plans for internal reviews.

Qualifications:

• MS or Ph.D. in Electrical Engineering or a related field.
• 7+ years of industry experience in RF/Analog/SerDes SoC design.
• Strong experience with analog/mixed-signal circuit design including:
• Bandgap, LDO, filters
• ADCs/DACs
• Deep understanding of SerDes architecture and high-speed I/O standards (PCIe, USB, UCIe).
• Knowledge of ESD design practices and chip-level integration considerations.
• Proficiency in EDA tools including Cadence Virtuoso, Spectre, Totem, EMX.
• Skilled in scripting and data analysis using Python, MATLAB, or similar tools.
• Experience with lab equipment and silicon validation is a strong plus.
• Strong collaboration and communication skills to work cross-functionally in a fast-paced environment.

Nice to Have:

• Experience in high-volume production silicon.
• Familiarity with Power/Signal Integrity (PI/SI) simulations.
• Team leadership or mentoring experience.

Why Join?

• Work on cutting-edge SerDes IP and participate in the design of future silicon technologies.
• Be part of a world-class engineering team in a high-impact role.
• Stable 12-month engagement with potential for long-term extension.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Contract

Job function

• Job function

  Information Technology

• Industries

  IT Services and IT Consulting

Referrals increase your chances of interviewing at Hatch Pros by 2x

Mixed Signal Design Engineer - New College Grad 2025

High-speed Analog/Mixed Signal IC Design Engineer

San Francisco Bay Area $200,000.00-$400,000.00 2 weeks ago

Santa Clara, CA $136,000.00-$264,500.00 3 days ago

AI/ML Engineer – Autonomous Agent Design for Robotics

Application-Specific Integrated Circuit Designer

San Jose, CA $150,000.00-$170,000.00 1 month ago

Electronic Design Engineer, New Programs Engineering

RTL Design Engineer, Hardware Compute Group

Milpitas, CA $134,800.00-$229,200.00 2 weeks ago

San Jose, CA $191,040.00-$286,560.00 1 week ago

Field Design Engineer (5G/4G/LTE) - Product Field Testing of Smartphones/Devices

Electrical Design Engineer (Analog PCB design) (E)

Milpitas, CA $111,300.00-$189,200.00 2 weeks ago

Senior Optical Mixed Signal Design Validation Engineer

Silicon Electrical Engineer - RTL Design

Senior Mixed Signal Design Validation Engineer

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.