Senior SoC Verification/Validation Engineer

Astera Labs

San Jose (CA)

On-site

USD 165,000 - 195,000

Full time

2 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Astera Labs, a leader in AI connectivity solutions, seeks a Senior SoC Verification/Validation Engineer to validate complex SoCs for AI connectivity and cloud infrastructure on industry-leading emulation platforms. You will work across Architecture, Design, Verification, and SW/FW teams to ensure functionality and performance before silicon tape-out.

The role requires 5+ years in pre-silicon verification, strong debugging, and proficiency in SystemVerilog, C/C++, and Python.

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of hands-on experience in pre-silicon verification/validation.
  • Strong hands-on experience in running and debugging SOC simulation.
  • Proficiency in high-speed protocols such as PCIe, UALink, Ethernet.
  • Programming in System Verilog, C/C++, Python.
  • Strong debugging and analytical skills.
  • Excellent communication and independent work ability.

Responsibilities

  • Develop complex SoCs for AI connectivity and cloud infrastructures.
  • Bring up and validate high-speed interfaces like PCIe, Ethernet, UALink, and overall SoC functionality.
  • Collaborate with Architecture, Design, Verification, and SW/FW teams to define validation plans.
  • Develop C/C++ FW and tests to validate test plans.
  • Build tools and methodologies to validate and debug HW and SW/FW on the emulation platform.

Skills

SystemVerilog
C/C++
Python
Debugging
Analytical skills

Education

BS in Electrical Engineering
MS in Electrical/Computer Engineering

Tools

Palladium
Zebu
SOC simulation

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements.

Discover more at

Job Description

We are looking for Senior SoC Verification/Validation Engineer who are passionate about bringing next-generation SoCs to life on industry-leading emulation platforms. You will play a critical role in validating complex SoCs for AI connectivity and cloud infrastructure, ensuring functionality and performance well before silicon tape-out.

Basic Responsibilities
  • Play a key role in developing complex SOCs for AI connectivity and cloud infrastructures
  • Bring up and validate high-speed serial interfaces such as PCIe, Ethernet and UALink, and overall SoC functionality
  • Collaborate closely with Architecture, Design, Verification, and SW/FW teams to define and execute functional/performance validation plans
  • Develop C/C++ FW and tests to validate and execute all test plan items
  • Build tools and methodologies to validate and debug all HW and SW/FW issues on the emulation platform
Required Qualification
  • BS/MS in Electrical Engineering, Computer Engineering or related field.
  • 5+ years of hands-on experience in pre-silicon verification/validation.
  • Strong hands-on experience in running and debugging SOC simulation.
  • Protocol knowledge in high-speed protocols such as PCIe, UALink and/or Ethernet is essential
  • Proficiency in programming and scripting languages (System Verilog, C/C++, Python)
  • Strong debugging and analytical skills
  • Excellent communication skills and ability to work independently with minimal supervision.
  • Currently based locally or open to relocation.
Preferred Experience
  • Bring up and validation experience using the industry standard emulation platforms (Palladium or Zebu)
  • Hands-on experience in running and debugging SOC simulation and emulation platforms.

The base salary range is $165,000 USD - $195,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer New San Jose, California, United States
Senior Design Verification Engineer New San Jose, California, United States

Astera Labs • San Jose (CA), Northern (KY)

Hybrid
USD 149,000 - 165,000
Principal Emulation Engineer
Principal Emulation Engineer

Astera Labs • San Jose (CA)

On-site
USD 207,000 - 230,000
Principle Validation Engineer
Principle Validation Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Principal / Senior Principal Design Verification Engineer- CXL / PCIe / Ethernet New San Jose, California, United States
Principal / Senior Principal Design Verification Engineer- CXL / PCIe / Ethernet New San Jose, California, United States

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Principle Validation Engineer
Principle Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 240,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Principal / Senior Principal Design Verification Engineer- CXL / PCIe / Ethernet
Principal / Senior Principal Design Verification Engineer- CXL / PCIe / Ethernet

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 230,000
Senior Tools Development Engineer – COSMOS Platform Software New San Jose, California, United States
Senior Tools Development Engineer – COSMOS Platform Software New San Jose, California, United States

Astera Labs • San Jose (CA), Northern (KY)

On-site
USD 133,000 - 185,000
Health insurance
Principal System Validation Engineer (AI Fabric Switches)
Principal System Validation Engineer (AI Fabric Switches)

Astera Labs • San Jose (CA)

On-site
USD 237,000 - 250,000