Senior SoC Design & Integration Engineer

Celestial AI; California; On-site; USD 185,000 - 225,000; Full time

Job summary

An innovative company is seeking a Senior SoC Design and Integration Engineer to lead the design and implementation of cutting-edge SoCs. This role focuses on high-speed interconnects and ASIC execution, requiring expertise in RTL design and integration. The successful candidate will collaborate across multiple teams, ensuring seamless integration and validation of complex systems. Join a dynamic environment where you can contribute to the next generation of AI processing technology, enhancing efficiency and performance in data centers. This is a fantastic opportunity to work with dedicated professionals in a rapidly evolving field.

Benefits

Health Insurance

Vision Insurance

Dental Insurance

Life Insurance

Equity Grants

Collaborative Work Environment

Continuous Learning Opportunities

Qualifications

• 10+ years of experience in ASIC/SoC design and integration.
• Strong problem-solving skills for debugging complex SoC issues.

Responsibilities

• Drive design and integration of SoCs with high-speed interconnects.
• Collaborate with teams for seamless SoC bring-up and validation.

Skills

SoC Integration

High-Speed Interfaces

ASIC Implementation

RTL Design

Problem-Solving Skills

Communication Skills

Education

Bachelor's in Electrical Engineering

Master's in Computer Engineering

Tools

Verilog/SystemVerilog

EDA Tools

Tcl/Python

Job description

Senior SoC Design & Integration Engineer

About Celestial AI

As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system’s interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI’s Photonic Fabric is the next-generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.

The Photonic Fabric is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high bandwidth, low power, and low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute-to-compute and compute-to-memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.

This innovation empowers hyperscalers to enhance the efficiency and cost-effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO2 impact. To bolster customer collaborations, Celestial AI is developing a Photonic Fabric ecosystem consisting of tier-1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.

ABOUT THE ROLE

We are seeking a Senior SoC Design and integration Engineer to drive the design, integration, and implementation of SoCs, focusing on high-speed interconnects, IP integration, and ASIC execution. This role involves configuring, integrating, and supporting IP verification. It will include RTL design, synthesis, and working with the physical design team for timing closure.

We want to hear from you if you have expertise in SoC integration, high-speed interfaces, AXI interconnects, or ASIC implementation.

ESSENTIAL DUTIES AND RESPONSIBILITIES

SoC Design, IP Integration & Interconnects:

• Integrate UCIe or similar high-speed IPs into SoC designs.
• Define and configure AXI-based NoCs (Network-on-Chip), interconnects, and subsystem integration.
• Act as a technical liaison between IP vendors, SoC architects, verification, physical design teams, firmware, drive design reviews, discussions, and debug efforts, ensuring seamless SoC bring-up.
• Run Synthesis and design checks related to Lint, CDC and RDC.
• Optimize RTL integration for power, performance, and area.
• Work with the Physical design team to floor plan, place, clock tree synthesis (CTS), and help resolve routing congestion and checks for power integrity.
• Work with verification to support UVM based testbenches.
• Debug and resolve design, timing, and protocol compliance issues while working closely with verification and firmware teams.
• Work with post-silicon validation team to bring up SoCs
• Support emulation and FPGA-based prototyping, ensuring early validation of IP integration

QUALIFICATIONS

Strong problem-solving skills with a methodical approach to debugging complex SoC issues are essential for this role. The ideal candidate should be able to collaborate effectively across multiple teams, including IP vendors, ASIC designers, verification engineers, and post-silicon teams, to ensure seamless integration and validation. Excellent written and verbal communication skills are critical for documenting design specifications, leading design reviews, and providing clear debugging reports.

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
• 10+ years of experience in ASIC/SoC design, integration, and implementation.

Technical Expertise:

• SoC Design & RTL Integration:
• Experience in RTL design and integration (Verilog/SystemVerilog).
• Experience working on designs using interconnect protocols like AXI
• Experience integrating high-speed interfaces (e.g. UCIe, CXL, PCIe, DDR)
• Synthesis & ASIC Implementation:
• Hands-on experience with logic synthesis, static timing analysis (STA), and low-power design techniques.
• Familiarity with EDA tools for debugging, synthesis, and STA.
• Knowledge of physical design constraints, floor planning, and timing closure.
• Experience formal verification (logical equivalence check) to ensure synthesis correctness
• Experience supporting pre-silicon verification (UVM, assertion-based verification, closing functional/code coverage).
• Knowledge of post-silicon bring-up, validation, and debug techniques.
• Programming & Scripting:
• Proficiency in Tcl/Python for automation and debug.

PREFERRED QUALIFICATIONS

• Experience working with UCIe/CXL/PCIe/Serdes would be a plus for this role.

LOCATION : Santa Clara, CA, or Orange County, CA

As an early stage start up, we offer an extremely attractive total compensation package inclusive of competitive base salary, bonus and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $185,000.00 - $225,000.00. The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.

We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.

Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.

#LI-Onsite

Apply for this job

*

indicates a required field

First Name *

Last Name *

Email *

Phone *

Resume/CV *

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Education

School * Select...

Degree * Select...

Select...

Select...

Start date year

End date month Select...

End date year

LinkedIn Profile *

Website

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey.Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiringprocess or thereafter. Any information that you do provide will be recorded and maintained in aconfidential file.

As set forth in Celestial AI’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection.As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measurethe effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categoriesis as follows:

A "disabled veteran" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A "recently separated veteran" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An "active duty wartime or campaign badge veteran" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An "Armed forces service medal veteran" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

Select...

Voluntary Self-Identification of Disability

Form CC-305

Page 1 of 1

OMB Control Number 1250-0005

Expires 04/30/2026

Voluntary Self-Identification of Disability

Form CC-305 Page 1 of 1 OMB Control Number 1250-0005 Expires 04/30/2026
Why are you being asked to complete this form?

We are a federal contractor or subcontractor. The law requires us to provide equal employment opportunity to qualified people with disabilities. We have a goal of having at least 7% of our workers as people with disabilities. The law says we must measure our progress towards this goal. To do this, we must ask applicants and employees if they have a disability or have ever had one. People can become disabled, so we need to ask this question at least every five years.

Completing this form is voluntary, and we hope that you will choose to do so. Your answer is confidential. No one who makes hiring decisions will see it. Your decision to complete the form and your answer will not harm you in any way. If you want to learn more about the law or this form, visit the U.S. Department of Labor’s Office of Federal Contract Compliance Programs (OFCCP) website at www.dol.gov/ofccp .

How do you know if you have a disability?

A disability is a condition that substantially limits one or more of your “major life activities.” If you have or have ever had such a condition, you are a person with a disability. Disabilities include, but are not limited to:

• Alcohol or other substance use disorder (not currently using drugs illegally)
• Autoimmune disorder, for example, lupus, fibromyalgia, rheumatoid arthritis, HIV/AIDS
• Blind or low vision
• Cancer (past or present)
• Cardiovascular or heart disease
• Celiac disease
• Cerebral palsy
• Deaf or serious difficulty hearing
• Diabetes
• Disfigurement, for example, disfigurement caused by burns, wounds, accidents, or congenital disorders
• Epilepsy or other seizure disorder
• Gastrointestinal disorders, for example, Crohn's Disease, irritable bowel syndrome
• Intellectual or developmental disability
• Mental health conditions, for example, depression, bipolar disorder, anxiety disorder, schizophrenia, PTSD
• Missing limbs or partially missing limbs
• Mobility impairment, benefiting from the use of a wheelchair, scooter, walker, leg brace(s) and/or other supports
• Nervous system condition, for example, migraine headaches, Parkinson’s disease, multiple sclerosis (MS)
• Neurodivergence, for example, attention-deficit/hyperactivity disorder (ADHD), autism spectrum disorder, dyslexia, dyspraxia, other learning disabilities
• Partial or complete paralysis (any cause)
• Pulmonary or respiratory conditions, for example, tuberculosis, asthma, emphysema
• Short stature (dwarfism)
• Traumatic brain injury

Disability Status Select...

PUBLIC BURDEN STATEMENT: According to the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless such collection displays a valid OMB control number. This survey should take about 5 minutes to complete.