Senior SIPI Engineer – DDR/HBM, Remote Eligible

Ansys, Inc.

United States

Remote

USD 141,000 - 211,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Annual bonus
Equity

Job summary

Synopsys, Inc. is seeking a seasoned engineer with 8+ years of experience in DDR/HBM SIPI engineering to lead high-speed signaling, channel loss analysis, and power delivery modeling.

You will use HFSS, Ansys tools, HSPICE, Raptor, and ADS to generate clear results and collaborate across multi-site teams. You will document findings, drive design guidelines, and communicate insights to customers to optimize PHY performance, while staying ahead of industry roadmaps and contributing to SIPI

Qualifications

  • Proven understanding of high-speed interface signaling, such as s-parameters, channel loss, crosstalk, equalization, jitter, and power delivery modeling.
  • Well-versed in signal and power delivery analysis methods, including eye diagram construction, return loss, impedance matching, and resonant system analysis.
  • Ability to use HFSS and Ansys tools, HSPICE, Raptor, and ADS.
  • Skilled in generating and communicating results, findings, conclusions, and recommendations within a design team and to external customers.
  • Knowledgeable in board-level construction and on-chip IO design operation.

Responsibilities

  • Perform interconnect assessments using the latest modeling techniques to predict channel data rates and signal margins.
  • Assess strategies for system performance optimization, including signal margins, power, and FFE, DFE, and CTLE equalization techniques.
  • Assess power delivery systems to optimize power integrity for supply stability and jitter minimization.
  • Document findings in reports and design guidelines.
  • Communicate results and insights to design teams to improve PHY design.
  • Communicate results and recommendations to customers to enable them to optimize their system performance.
  • Interact with design teams and customers to refine and apply signal and power analysis methods to refine strategies and address problems.
  • Understand Synopsys' DDR and HBM PHY roadmap and create strategies for improved performance.
  • Track industry developments through activities at standards committees and through memory vendor roadmaps.

Skills

High-speed signaling
S-parameters
Signal integrity analysis
Power integrity analysis
HFSS/Ansys tools
HSPICE
ADS
Communication of results

Tools

HFSS
Ansys tools
HSPICE
Raptor
ADS

Job description

Synopsys, Inc. is seeking a seasoned engineer with 8+ years of experience in DDR/HBM SIPI engineering to lead high-speed signaling, channel loss analysis, and power delivery modeling.

You will use HFSS, Ansys tools, HSPICE, Raptor, and ADS to generate clear results and collaborate across multi-site teams. You will document findings, drive design guidelines, and communicate insights to customers to optimize PHY performance, while staying ahead of industry roadmaps and contributing to SIPI

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SIPI Engineer: DDR/HBM High-Speed Interfaces
Senior SIPI Engineer: DDR/HBM High-Speed Interfaces

Synopsys, Inc. • United States

On-site
USD 140,000 - 200,000
Hardware Engineering, Sr Staff Engineer- 19027
Hardware Engineering, Sr Staff Engineer- 19027

Synopsys, Inc. • United States

On-site
USD 140,000 - 200,000
Hardware Engineering, Architect-17965
Hardware Engineering, Architect-17965

Synopsys Inc • United States

On-site
USD 120,000 - 180,000
Senior SIPI Design Engineer: High-Speed SerDes & PDN
Senior SIPI Design Engineer: High-Speed SerDes & PDN

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Hardware Engineering, Sr Staff Engineer- 19027
Hardware Engineering, Sr Staff Engineer- 19027

Ansys, Inc. • United States

Remote
USD 141,000 - 211,000
Annual bonus
Equity
Senior SIPI Engineer — High-Speed PDN & SerDes
Senior SIPI Engineer — High-Speed PDN & SerDes

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior DDR SI/PI Engineer — High-Speed Memory
Senior DDR SI/PI Engineer — High-Speed Memory

Usatech Recruit • United States

On-site
USD 150,000 - 230,000
SPE Signal Integrity Engineer
SPE Signal Integrity Engineer

Usatech Recruit • United States

On-site
USD 150,000 - 230,000
SPE Signal Integrity Engineer
SPE Signal Integrity Engineer

OSI Engineering • Johns Creek (GA)

On-site
USD 150,000 - 200,000
Senior SI/PI Engineer for High-Speed AI Hardware
Senior SI/PI Engineer for High-Speed AI Hardware

Majestic Labs ai • Los Altos (CA)

On-site
USD 150,000 - 210,000