Senior Silicon Design Verification Leader

Google

Austin (TX)

Hybrid

USD 192,000 - 278,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Bonus target
Equity
Benefits

Job summary

Google in Austin, TX is seeking a Silicon Design Verification Manager to lead a medium-sized verification team. You will drive verification strategies, develop test plans, and ensure IP-level correctness using SystemVerilog and C++.

The role reports to the Platforms and Devices group with a hybrid work schedule. The position demands a strong background in advanced verification methodologies, processor architecture, and object oriented verification coding, with collaboration across architecture

Qualifications

  • Bachelor’s degree or Master’s in Electrical Engineering, Computer Science, Computer Engineering or related field with required years of experience.
  • Position requires experience in developing and guiding teams in advanced verification methodologies and processor architecture.
  • Object Oriented design verification coding (SystemVerilog or C++) with testbench architecture design and simulation-based verification at block and integration levels.

Responsibilities

  • Lead a medium-sized team by setting clear priorities and conducting regular meetings to drive performance and career development.
  • Develop comprehensive test plans outlining verification strategies, environments, components, stimulus, and coverage with clear documentation.
  • Apply advanced verification methodologies and languages like SystemVerilog to validate functional correctness of complex IP-level designs.
  • Collaborate with architecture and design teams to ensure logical correctness and alignment across cross-functional specifications.
  • Debug design failures and verify functional integrity using standard verification techniques and rigorous failure analysis.

Skills

SystemVerilog
C++
Testbench architecture
Leadership
Verification methodologies

Education

Bachelor's degree in Electrical Engineering / Computer Science / Computer Engineering
Master's degree in Electrical Engineering / Computer Science / Computer Engineering

Job description

Google in Austin, TX is seeking a Silicon Design Verification Manager to lead a medium-sized verification team. You will drive verification strategies, develop test plans, and ensure IP-level correctness using SystemVerilog and C++.

The role reports to the Platforms and Devices group with a hybrid work schedule. The position demands a strong background in advanced verification methodologies, processor architecture, and object oriented verification coding, with collaboration across architecture

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Silicon Verification Engineer: Drive Bug-Free SoCs
Senior Silicon Verification Engineer: Drive Bug-Free SoCs

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
Senior Silicon CPU Verification Engineer
Senior Silicon CPU Verification Engineer

Google • Austin (TX)

On-site
USD 192,000 - 278,000
Equity
Benefits
Senior Design Verification Engineer, Silicon
Senior Design Verification Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 150,000 - 223,000
Senior CPU Verification Engineer, Silicon — High-Performance
Senior CPU Verification Engineer, Silicon — High-Performance

Google • United States

On-site
USD 163,000 - 237,000
Equity
Bonus target
Senior CPU Formal Verification Engineer - Silicon
Senior CPU Formal Verification Engineer - Silicon

Epic Games (Portuguese) • Austin (TX)

On-site
USD 156,000 - 229,000
Next-Gen CPU Verification Engineer
Next-Gen CPU Verification Engineer

Google • Mountain View (CA)

On-site
USD 138,000 - 198,000
15% bonus target
Equity
Comprehensive benefits package
Next-Gen CPU Verification Engineer
Next-Gen CPU Verification Engineer

Google • Austin (TX)

On-site
USD 138,000 - 198,000
Bonus target of 15%
Equity
Comprehensive benefits package
Silicon Verification Engineer — UVM, SystemVerilog & C++
Silicon Verification Engineer — UVM, SystemVerilog & C++

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 190,000
AMD benefits
TPU Design Verification Engineering Lead
TPU Design Verification Engineering Lead

Google • Mountain View (CA)

On-site
USD 192,000 - 278,000
Silicon Design Verification Manager
Silicon Design Verification Manager

Google • Austin (TX)

Hybrid
USD 192,000 - 278,000
Bonus target
Equity
Benefits