Senior Semiconductor Test Engineer

Huxley

Austin (TX)

On-site

USD 110,000 - 170,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health insurance
Retirement savings plans
Paid leave
Life and disability insurance

Job summary

Huxley is seeking a Senior Test Engineer to lead test strategy for Multi-Chip Module (MCM) and System-in-Package (SiP) products. You will translate datasheets into test plans, develop automated tests, and help architect the PXI-based test infrastructure. This is a highly visible role requiring U.S.

citizenship and eligibility for a security clearance. You will collaborate with design, package, quality, and manufacturing engineers to drive validation, characterization, and Known Good Die

Qualifications

  • Experience designing and deploying a complete test system from concept through production.
  • Familiarity with Known Good Die (KGD) methodologies and multi-die validation strategies.
  • Experience with semiconductor qualification and reliability testing, including burn-in, temperature cycling, humidity testing, ESD, and related evaluations.

Responsibilities

  • Translate datasheets, timing diagrams, and electrical specifications into test plans and automated test programs.
  • Develop validation methodologies for digital, analog, mixed-signal, RF, and power devices.
  • Create and maintain test specifications, test procedures, and qualification documentation.
  • Architect, implement, and maintain a PXI-based modular test platform using National Instruments or equivalent technologies.
  • Develop, debug, and optimize automated test software using LabVIEW, TestStand, Python, and related frameworks.
  • Define test fixture, interface board, and connectivity requirements for products under test.
  • Perform correlation studies, guard band analysis, and test coverage assessments.
  • Collaborate with design, product, package, quality, and manufacturing engineers to improve validation processes.

Skills

Test strategy development
Root-cause analysis
Cross-functional collaboration
DFT knowledge

Tools

LabVIEW
TestStand
Python
PXI platform
Oscilloscopes
DMMs

Job description

About the Role

As a Senior Test Engineer, you will lead the development and execution of test strategies for our Multi-Chip Module (MCM) and System-in-Package (SiP) products. You will be responsible for translating semiconductor datasheets into comprehensive test plans, developing automated test programs, and helping architect the test infrastructure that supports our growing product portfolio.

This is a highly visible role with significant influence over how our client validates and qualifies products before they reach customers.

U.S. citizenship is required, and candidates must be eligible to obtain a U.S. security clearance.

What You'll Do
Design and Develop Test Solutions
  • Translate semiconductor datasheets, timing diagrams, and electrical specifications into test plans and automated test programs.
  • Develop validation methodologies for digital, analog, mixed-signal, RF, and power devices.
  • Create and maintain test specifications, test procedures, and qualification documentation.
Build and Scale Test Infrastructure
  • Help architect, implement, and maintain a PXI-based modular test platform using National Instruments or equivalent technologies.
  • Select instrumentation including DMMs, oscilloscopes, digital I/O, power supplies, switching systems, and related hardware.
  • Define test fixture, interface board, and connectivity requirements for products under test.
Drive Test Automation
  • Develop, debug, and optimize automated test software using LabVIEW, TestStand, Python, and related frameworks.
  • Implement functional, parametric, characterization, and production test coverage.
  • Improve test efficiency, repeatability, and scalability across product lines.
Lead Validation and Characterization
  • Perform correlation studies, guard band analysis, and test coverage assessments.
  • Support product characterization and qualification activities.
  • Investigate failures and drive root-cause analysis at the component, interconnect, board, and module level.
Collaborate Across Engineering Disciplines
  • Partner closely with design, product, package, quality, and manufacturing engineers.
  • Contribute to design-for-test (DFT) discussions and new product introduction (NPI) activities.
  • Support continuous improvement of validation processes and standards.
Develop Advanced Test Strategies
  • Design and execute boundary scan (JTAG/IEEE 1149.1) testing strategies.
  • Develop test methodologies for MCM and SiP architectures, including interconnect verification, thermal considerations, and system-level validation.
  • Contribute to future Known Good Die (KGD) testing initiatives.
Preferred Qualifications
  • Experience designing and deploying a complete test system from concept through production.
  • Familiarity with Known Good Die (KGD) methodologies and multi-die validation strategies.
  • Experience with semiconductor qualification and reliability testing, including burn-in, temperature cycling, humidity testing, ESD, and related evaluations.
  • Knowledge of package and interconnect technologies including wire bond, flip-chip, and SMT assembly.
  • Understanding of PCB manufacturing and inspection processes, including AOI, X-ray, and flying probe testing.
  • Experience collaborating on Design-for-Test (DFT) implementations.
  • Familiarity with version control systems, test data management, and reporting tools.
  • Exposure to Six Sigma, reliability engineering, or quality systems methodologies.
  • Failure analysis experience involving X-ray, CSAM, cross-sectioning, curve tracing, or similar techniques.
  • Knowledge of semiconductor ATE platforms such as Teradyne or Advantest.

EOE Statement: Specialist Staffing Group is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or veteran status.

In addition to base pay, employees may be eligible for benefits such as health insurance, health savings accounts, retirement savings plans, life and disability insurance, and paid leave where required by applicable law. Eligibility may vary based on factors such as location and hire date and is subject to change.

To find out more about Huxley, please visit www.huxley.com

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Engineer II-Test
Senior Engineer II-Test

Microchip Technology Inc. • Lowell (MA)

On-site
USD 70,304 - 205,000
Health benefits start day one
Retirement savings plans
ESPP with 2-year lookback
Senior Semiconductor Test Engineer
Senior Semiconductor Test Engineer

Phoenix Semiconductor Corporation • Austin (TX)

On-site
USD 120,000 - 170,000
Engineer I - Test
Engineer I - Test

HVAC Total FM Recruitment • Hauppauge (NY)

On-site
USD 70,000 - 143,000
Health benefits from day one
RSUs (restricted stock units)
Quarterly bonus payments
+1
Senior Engineer I Device and Test
Senior Engineer I Device and Test

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 90,000 - 120,000
Sr Engineer I - Validation (Systems)
Sr Engineer I - Validation (Systems)

Microchip Technology Inc • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits from day one
Retirement savings plan
Employee stock purchase plan (ESPP)
Staff Test Quality Engineer
Staff Test Quality Engineer

onsemi • Allen (TX)

On-site
USD 120,000 - 180,000
Senior Engineer II-Quality
Senior Engineer II-Quality

Microchip-Technology • San Jose (CA)

On-site
USD 70,000 - 205,000
Health benefits
Retirement savings plans
Employee ESPP program
Engineer I - Test
Engineer I - Test

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 70,000 - 143,000
Wafer Test Solutions Engineer
Wafer Test Solutions Engineer

Keysight Technologies • Austin (TX), Richardson (TX)

On-site
USD 110,000 - 190,000
Medical, dental and vision
401(k) Plan
Flexible Time Off
+2
Semiconductor Test Development Engineer
Semiconductor Test Development Engineer

OSI Engineering • San Jose (CA)

On-site
USD 159,300 - 194,700
Medical insurance
Vision insurance
401(k)