Senior Product, Test and Yield Enhancement Engineer - Taiwan

Cerebras

Sunnyvale (CA)

On-site

USD 120,000 - 180,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cerebras Systems seeks a senior VLSI product and test engineer with 10+ years of experience to drive test strategy for future wafer-scale AI processors in Taiwan. You will cover AI processors, high-speed I/O, memory, ATE test development, data analysis, wafer disposition, defect characterization, failure isolation and yield improvement.

The role requires hands-on expertise with production-test platforms, DFT, and collaboration with cross-functional teams, including architecture, design, and

Qualifications

  • 10+ years of semiconductor product or test-engineering experience.
  • Experience testing large parallel processors, GPUs, CPUs or networking ASICs.
  • Expert-level, hands-on with the Advantest V93000 platform; Teradyne a plus.
  • Designing and debugging load boards and probe cards for production-test.
  • Strong collaboration across DFT, architecture, design, performance, software and manufacturing teams.

Responsibilities

  • Develop and optimize production test programs for wafer-scale AI processors.
  • Drive high-volume manufacturing testing with foundries and OSATs.
  • Implement and optimize DFT strategies (scan, BIST, ATPG, functional).
  • Analyze ATE, Shmoo, parametric and defect data to improve yield and fault tolerance.
  • Develop failure-analysis and fault-isolation methods for defective cores, tiles and blocks.
  • Build wafer-level test flows for massively parallel compute and NoC architectures.
  • Partner with DFT, architecture, design, performance, software and manufacturing teams.
  • Optimize voltage-frequency operating limits, current, thermal behavior and power delivery.
  • Support wafer and lot disposition decisions in high-volume manufacturing.

Skills

Semiconductor test
Test development
Silicon debug
Yield optimization
Parallel processors testing
Cross-functional collaboration
Load boards
Git workflows
SerDes testing
Analog blocks in ASICs
Data analytics
Wafer-scale packaging

Education

Bachelor/Master in EE or CE

Tools

Advantest V93000
Teradyne
Tessent
OBIRCH
IREM
LADA
Git

Job description

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference.


Senior Product, Test and Yield Enhancement Engineer - Taiwan

About the Role

Cerebras is seeking a senior VLSI product and test engineer with 10+ years of experience in semiconductor testing, failure analysis and yield enhancement.


In this role, you will drive the test strategy for future generations of the Cerebras Wafer Scale Engine in Taiwan. Your work will span AI processors, high-speed I/O and memory; including ATE test development, manufacturing-data analysis, wafer disposition, defect characterization, failure isolation and yield improvement.


Key Responsibilities


  • Develop and optimize production test programs for wafer-scale AI processors.


  • Drive high-volume manufacturing testing in partnership with foundries and outsourced semiconductor assembly and test providers (OSATs).


  • Implement and optimize design-for-test strategies, including scan, built-in self-test (BIST), automatic test-pattern generation (ATPG) and functional testing.


  • Analyze automated test equipment (ATE), Shmoo, parametric and defect data to improve yield and fault tolerance.


  • Develop failure-analysis and fault-isolation methods for defective cores, tiles and other functional blocks.


  • Build efficient wafer-level test flows for massively parallel compute, mesh and network-on-chip architectures, and die-to-die interconnects.


  • Partner closely with DFT, architecture, design, performance, software and manufacturing teams.


  • Optimize voltage-frequency operating limits, current, thermal behavior, power delivery and parallel die-testing capabilities.


  • Support wafer and lot disposition decisions throughout high-volume manufacturing.



Required Skills and Qualifications


  • BS or MS in Electrical Engineering, Computer Engineering or a related field.


  • 10+ years of semiconductor product or test-engineering experience supporting highly integrated devices.


  • Strong experience in test development, silicon debug, test optimization and yield improvement.


  • Experience testing large parallel processors, GPUs, CPUs or networking ASICs incorporating SRAM, DDR/DRAM or HBM.


  • Expert-level, hands-on experience with the Advantest V93000 platform; Teradyne experience is a plus.


  • Experience specifying, designing, developing and debugging load boards and probe cards for advanced production-test and DFT requirements.


  • Strong cross-functional collaboration and problem-solving skills.


  • Experience working with Git-based development and release flows.



Preferred Qualifications


  • Programming experience with C, C++, Python or Perl for large-scale test-data analysis.


  • Experience with semiconductor test and failure-analysis tools or techniques such as Tessent, OBIRCH, IREM and LADA.


  • Experience testing high-speed SerDes at the ATE, package or system level.


  • Experience with analog blocks embedded within large digital ASICs.


  • Experience applying advanced data-analysis or machine-learning techniques to yield optimization.


  • Knowledge of wafer-scale packaging, TSVs, advanced interconnects, in-line diagnostics and defect-mitigation techniques.



Location and Travel

This position is based in Taiwan and requires at least 50% travel within Taiwan.


Please disregard the mention of the Sunnyvale location, it is listed by default.


Why Join Cerebras


People who are serious about software make their own hardware. At Cerebras, we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we've reached an inflection point in our business. Members of our team tell us there are five main reasons they joined Cerebras:



  1. Build a breakthrough AI platform beyond the constraints of the GPU.


  2. Publish and open source their cutting-edge AI research.


  3. Work on one of the fastest AI supercomputers in the world.


  4. Enjoy job stability with startup vitality.


  5. Our simple, non-corporate work culture that respects individual beliefs.



Find out more about what it's like to work at Cerebras here!


Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.


This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Product, Test and Yield Enhancement Engineer - Taiwan
Senior Product, Test and Yield Enhancement Engineer - Taiwan

Cerebras • United States

Remote
USD 140,000 - 230,000
Systems Debug Engineer- EE
Systems Debug Engineer- EE

Cerebras • Sunnyvale (CA)

On-site
USD 190,000 - 230,000
Senior SDET – AI Infrastructure, Automation & Reliability
Senior SDET – AI Infrastructure, Automation & Reliability

Cerebras • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Senior System Electrical Engineer — AI Hardware & ASIC
Senior System Electrical Engineer — AI Hardware & ASIC

Cerebras • Sunnyvale (CA)

On-site
USD 210,000 - 240,000
Hardware Systems Debug Engineer: Root-Cause Expert
Hardware Systems Debug Engineer: Root-Cause Expert

Cerebras • Sunnyvale (CA)

On-site
USD 190,000 - 230,000
System Software Engineer (Embedded)
System Software Engineer (Embedded)

Cerebras • Sunnyvale (CA)

On-site
USD 175,000 - 230,000
Staff Design Verification Engineer for Ultra‑Fast AI Chip
Staff Design Verification Engineer for Ultra‑Fast AI Chip

Cerebras • Sunnyvale (CA)

On-site
USD 250,000 - 300,000
Staff Design Verification Engineer
Staff Design Verification Engineer

Cerebras • Sunnyvale (CA)

Hybrid
USD 250,000 - 300,000
ML Systems Debug & Instrumentation Engineer
ML Systems Debug & Instrumentation Engineer

Cerebras • United States

On-site
USD 120,000 - 160,000
Equal opportunity employer
Non-corporate work culture
Continuous learning opportunities
Senior Staff Electrical Engineer
Senior Staff Electrical Engineer

Cerebras • Sunnyvale (CA)

On-site
USD 210,000 - 240,000