Senior / Principal Layout Engineer – Module Architecture (Pathfinding)

Micron Technology

San Jose (CA)

On-site

USD 202,000 - 344,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Paid time off
Paid holidays

Job summary

Micron Technology is seeking a Senior / Principal Layout Engineer to drive pathfinding and architecture exploration for next-generation memory modules and form factors. The role requires deep expertise in high-speed layout, SI/PI co-design, and advanced PCB technologies, with the ability to influence architecture through layout-driven modeling.

US base salary range is $202,000.00 - $344,000.00 a year. Ideal candidates will mentor junior engineers and collaborate with cross-functional teams to

Qualifications

  • 8-15+ years of high-speed PCB layout experience.
  • Deep expertise in DDR/LPDDR memory interfaces and SI/PI.
  • Ability to influence architecture through layout constraints.
  • Experience working in cross-functional architecture or pathfinding environments.
  • Proficient in using AI tools in daily job.

Responsibilities

  • Lead layout-driven architecture exploration for next-generation memory modules and interconnects.
  • Evaluate form factor, routing topology, and pinout tradeoffs to enable future bandwidth and density targets.
  • Define feasible design envelopes (routing complexity, layer count, escape feasibility, via strategy).
  • Collaborate with SI/PI teams to co-optimize: channel topology, loss, reflection, crosstalk mitigation, return path integrity.
  • Define and influence SI/PI budgets at the module level.
  • Drive adoption of next-generation PCB technologies, including ultra-low-loss materials, HDI, hybrid bonding.
  • Help develop layout methodologies and constraints for >10-20+ Gb/s signaling.
  • Establish design rules bridging architecture - SI/PI - layout - manufacturing.
  • Drive design reviews, risk assessments, and trade-off analysis.
  • Mentor junior engineers and shape layout best practices across the organization.

Skills

DDR/LPDDR memory interfaces
Signal integrity
Power integrity
AI tools

Education

Bachelor’s degree in Electrical Engineering

Tools

Cadence Allegro / OrCAD

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are seeking a Senior / Principal Layout Engineer to drive pathfinding and architecture exploration for next-generation memory modules and form factors (DDR6, LPDDR6/LPDDR7, MRDIMM Gen3/Gen4, SOCAMM2 and beyond).

This role operates within the Module Architecture Group, focusing on pre-product definition, feasibility studies, and design tradeoff exploration. The ideal candidate brings deep expertise in high-speed layout, SI/PI co-design, and advanced PCB technologies, with the ability to influence architecture decisions through layout-driven insights and modeling-informed design.

Essential Duties And Responsibilities
  • Lead layout-driven architecture exploration for next-generation memory modules and interconnects
  • Evaluate form factor, routing topology, and pinout tradeoffs to enable future bandwidth and density targets
  • Define feasible design envelopes (routing complexity, layer count, escape feasibility, via strategy)
  • Collaborate closely with SI/PI teams to co-optimize:
    • Channel topology (fly-by, point-to-point, multi-drop evolution)
    • Loss, reflection, and crosstalk mitigation strategies
    • Return path integrity and reference plane design
  • Define and influence SI/PI budgets at the module level
  • Drive adoption of next-generation PCB technologies, including:
    • Ultra-low-loss materials
    • Advanced HDI (microvias, stacked vias, via-in-pad)
    • Hybrid bonding / advanced packaging integration (where applicable)
  • Help develop next-gen layout methodologies and constraints for >10-20+ Gb/s signaling
  • Help define:
    • Routing rules for extreme speed interfaces
    • Skew/jitter budgets translated into physical constraints
    • Reference design guidelines for future programs
  • Establish design rules that bridge architecture - SI/PI - layout - manufacturing
  • Drive design reviews, risk assessments, and trade-off analysis
  • Influence JEDEC and industry standards through practical layout feasibility input
  • Mentor junior engineers and shape layout best practices across the organization
Education/Experience Requirements
  • Bachelor’s degree in Electrical Engineering or related field
  • 8-15+ years of experience in high-speed PCB layout, with strong ownership of complex designs
  • Deep expertise in:
    • DDR/LPDDR memory interfaces or similar ultra-high-speed parallel interfaces
    • Signal integrity (transmission lines, discontinuities, channel loss mechanisms)
    • Power integrity (PDN design, target impedance, decoupling optimization)
  • Advanced proficiency with:
    • Cadence Allegro / OrCAD (or equivalent high-end layout tools)
  • Proven ability to influence architecture decisions through physical design constraints
  • Experience working in cross-functional architecture or pathfinding environments
  • Proficient in using AI tools in daily job

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$202,000.00 - $344,000.00 a year

Additional Compensation May Include Benefits, Bonuses And Equity

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.

  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time-off program and paid holidays.

For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn more about Micron, please visit micron.com/careers

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior / Principal Layout Engineer – Module Architecture (Pathfinding)
Senior / Principal Layout Engineer – Module Architecture (Pathfinding)

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 202,000 - 344,000
Medical, dental, and vision plans
Bonus and equity
Paid time off and holidays
Senior / Principal Layout Engineer – Module Architecture (Pathfinding)
Senior / Principal Layout Engineer – Module Architecture (Pathfinding)

Micron Technology, Inc • San Jose (CA)

On-site
USD 202,000 - 344,000
Principal Layout Designer, Next-generation HBM Architecture
Principal Layout Designer, Next-generation HBM Architecture

Micron Technology • Folsom (CA)

On-site
USD 178,372,000 - 350,682,000
Senior Layout Designer - Pathfinding
Senior Layout Designer - Pathfinding

Micron Technology • Boise (ID)

On-site
USD 95,000 - 150,000
Medical insurance
Dental insurance
Vision plans
+2
Senior Layout Designer - Pathfinding
Senior Layout Designer - Pathfinding

Micron Technology • Richardson (TX)

On-site
USD 120,000 - 170,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal Design Engineer
Principal Design Engineer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 140,000 - 298,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Senior Layout Designer - Pathfinding
Senior Layout Designer - Pathfinding

Micron Technology, Inc • Boise (ID)

On-site
USD 110,000 - 170,000
PCB Layout Designer
PCB Layout Designer

Micron Technology • Boise (ID)

On-site
USD 90,000 - 120,000
Medical, Dental & Vision
Paid time off
Paid holidays
Staff GenAI Engineer - AMS Design and Optimization
Staff GenAI Engineer - AMS Design and Optimization

Relha LLC • San Jose (CA)

On-site
USD 170,000 - 290,000
Digital Physical Implementation and Integration Engineer
Digital Physical Implementation and Integration Engineer

Micron Technology • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plans
Dental plans
Vision plans
+2