Senior Principal Engineering Program Manager

Asteralabs

San Jose (CA)

On-site

USD 205,000 - 250,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Discretionary bonus
Incentives
Comprehensive benefits

Job summary

Astera Labs is seeking a Senior Principal Engineering Program Manager in San Jose, CA, to lead advanced-node ASIC product execution from concept to production. This role demands a strong background in ASIC development with over 10 years of experience.

You will manage full ASIC lifecycle execution, including architecture, verification, and validation phases, ensuring alignment with business and customer goals. The salary range for this position is $205,000 to $250,000 based on experience, and additional incentives may apply.

Qualifications

  • 10+ years of ASIC product development experience in a semiconductor environment.
  • Strong understanding of ASIC development flows, with hands-on experience in RTL, DSP, or Physical Design.
  • Experience delivering ASICs in advanced nodes (<10nm).

Responsibilities

  • Lead end-to-end execution of advanced-node ASIC products.
  • Own full ASIC lifecycle execution from architecture to RTM.
  • Manage scope, schedule, and cost trade-offs.

Skills

ASIC product development
Strong program management
Cross-functional leadership
Risk management

Education

BS or MS in Electrical, Electronics, or Computer Engineering

Tools

MS Project
Jira
Atlassian tools

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is looking for a Senior Principal Engineering Program Manager to lead end-to-end execution of advanced-node ASIC products from concept through production. This is a high-visibility role with direct accountability for delivering revenue-critical silicon on time, on spec, and at scale.

Key Responsibilities
  • Program Ownership & Execution
    • Own full ASIC lifecycle execution: architecture, RTL, verification, physical design, tapeout, validation, customer sampling, qualification, and RTM
    • Serve as the single point of ownership for assigned ASIC programs
    • Drive program planning, schedules, budgets, resources, and risk management
  • Cross-Functional Leadership & Issue Resolution
    • Lead cross-functional teams across design, validation, product, test, firmware, software, and operations
    • Resolve complex pre-silicon and post-silicon issues through strong technical judgment
  • Stakeholder Management & Alignment
    • Manage scope, schedule, and cost trade-offs and communicate clearly with executives and stakeholders
    • Champion program execution while aligning engineering delivery with business and customer goals
Basic Qualifications
  • BS or MS in Electrical, Electronics, or Computer Engineering
  • 10+ years of ASIC product development experience in a semiconductor environment
  • Strong understanding of ASIC development flows, with hands‑on experience in RTL, DSP, or Physical Design
  • Experience delivering ASICs in advanced nodes (<10nm)
  • Proven ability to lead in a matrixed, high-pressure environment
  • Strong program management skills; familiarity with MS Project, Jira, Atlassian tools, Scrum/WBS
Preferred Qualifications
  • 5 or more years of experience as an ASIC Program Manager
  • Experience with PCIe, memory, or high-speed data communication ASICs

Salary range is $205,000 to $250,000 depending on experience, level, and business need. This role is eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Director, Product Line Management - Custom Silicon
Director, Product Line Management - Custom Silicon

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 210,000
Senior Principal Digital Design Engineer
Senior Principal Digital Design Engineer

Asteralabs • San Jose (CA)

On-site
USD 205,000 - 255,000
Discretionary bonus
Incentives
Benefits
Sr. Principal Product Applications Engineer – Custom Solutions
Sr. Principal Product Applications Engineer – Custom Solutions

Asteralabs • San Jose (CA)

Hybrid
USD 205,000 - 260,000
Discretionary bonus
Benefits package
Sr. Principal Product Applications Engineer – Custom Solutions
Sr. Principal Product Applications Engineer – Custom Solutions

Astera Labs • San Jose (CA)

On-site
USD 205,000 - 260,000
Technical Chief of Staff for ASIC Engineering
Technical Chief of Staff for ASIC Engineering

Asteralabs • San Jose (CA)

On-site
USD 216,000 - 300,000
Discretionary bonuses
Incentives and benefits
Principal Design Verification Engineer
Principal Design Verification Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 230,000
Discretionary bonus
Incentives
Benefits
Tech Lead Design Engineer
Tech Lead Design Engineer

Asteralabs • San Jose (CA)

On-site
USD 133,000 - 185,000
Senior Digital Design Engineer (AI Fabric)
Senior Digital Design Engineer (AI Fabric)

Asteralabs • San Jose (CA)

Hybrid
USD 160,000 - 195,000
Principal Digital RTL Engineer
Principal Digital RTL Engineer

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 240,000
Senior Digital Design Engineer, IP and Methodology
Senior Digital Design Engineer, IP and Methodology

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Discretionary bonus
Incentives and benefits