Enable job alerts via email!

Senior Principal Engineer, Verification

Marvell Semiconductor, Inc.

California, Santa Clara (MO, CA)

On-site

USD 168,000 - 253,000

Full time

5 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a seasoned Verification Engineer to lead the development of cutting-edge SoCs. This role involves architecting verification environments, collaborating with designers, and mentoring a diverse team. The ideal candidate will have extensive experience in System Verilog and UVM, along with a strong background in verification methodologies. Join a forward-thinking company that values innovation and offers a comprehensive benefits package, including flexible time off and a supportive work environment. If you're ready to make a significant impact in the tech industry, this opportunity is for you.

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Qualifications

  • 15+ years of experience in design engineering focused on verification.
  • Strong experience in developing complex verification environments.

Responsibilities

  • Develop verification test plans and write tests using random techniques.
  • Lead and mentor a verification team across multiple geographies.

Skills

System Verilog
UVM methodology
Python
Perl
C/C++
Verification engineering
Problem-solving
Communication skills

Education

Bachelor's degree in Computer Science
Master's degree in Electrical Engineering
PhD in related fields

Tools

EDA verification tools
Bug tracking tools

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Custom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up.

What You Can Expect

  • Work on verification of Marvell's AI/ML, Network processing, Compute, Memory Expander and Accelerated Compute SOCs and IPs.
  • Develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers using System Verilog and UVM methodology.
  • Develop verification testplan and write tests using random techniques and coverage analysis, and work with designers to ensure it is complete.
  • Develop tests and tune the environment to achieve coverage goals.
  • Debug failures and work with designers to resolve issues.
  • Architecting, developing and maintaining tools to streamline the design of state-of-the-art multicore SoCs.
  • Experience with analysis/closure of code and functional coverage.
  • Technically Lead and mentor a strong verification team across multiple geographies.

What We're Looking For

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 10+ years of experience.
  • 10+ years of experience in design engineering with focus on verification.
  • Strong experience developing complex/random verification environments using System Verilog/UVM
  • Strong experience with writing and executing detailed verification test-plan.
  • Strong experience with scripting languages such as Python or Perl and EDA verification tools, as well as bug tracking and regression mechanisms.
  • Strong experience with object-oriented design and implementation.
  • Hands-on verification experience with subsystems such as ARM/processor, memory, networking, NoC, and Cache designs.
  • Experience with protocols such as PCIe, Ethernet, DDR, and HBM.
  • Working knowledge of C/C++ for modeling and code development to run on ARM/processors.
  • Excellent communication skills to interface internally and externally with all levels of the organization and to participate in problem-solving and quality improvement activities.
  • Demonstrates good analysis and problem-solving skills.
  • Must have the ability to define problems, issues, and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.
  • Must have the ability to multi-task in a fast-paced environment.

Expected Base Pay Range (USD)

168,920 - 253,000, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

#LI-TM1
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Senior Principal Engineer, Verification (Ethernet, Serdes, UVM)

Marvell Semiconductor, Inc.

California

On-site

USD 168,000 - 253,000

8 days ago

ASIC Design Verification Engineer (all levels)

SQL Pager LLC

San Francisco

Hybrid

USD 120,000 - 180,000

30+ days ago