Senior Principal Design Verification Engineer

Renesas Electronics Corporation

Chandler (AZ)

On-site

USD 150,000 - 210,000

Full time

5 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Renesas Electronics Corporation is seeking a Principal Verification Engineer to lead mixed-signal verification for Automotive PMICs. You will architect verification environments with RNM/AMS models, drive verification strategy across platforms, and mentor junior engineers to uphold high standards.

The role requires deep analog/digital expertise, RTL/GLS proficiency, and collaboration with Design, ATE, and Silicon Validation. ISO 26262 experience is valued for automotive safety compliance.

Qualifications

  • MS or PhD in Electrical Engineering, Computer Engineering, or related.
  • 12+ years of mixed-signal or analog verification experience.
  • Expertise with RNM and AMS model integration.
  • Proficiency in RTL and behavioral simulation tools (Spectre, Xcelium).
  • Strong debugging across analog and digital domains.
  • Familiarity with automotive PMIC design and ISO 26262 safety context.

Responsibilities

  • Design and architect mixed-signal verification environments with RNM/AMS.
  • Develop verification plans for automotive PMIC products with ISO 26262 considerations.
  • Set up Gate-Level Simulation flows and correlate with RTL results.
  • Lead debugging of analog blocks: switched-mode regulators and LDOs.
  • Analyze RTL/GLS timing, power, and functional correctness across PVT.
  • Collaborate with Design, Application Eng., ATE, and Silicon Validation teams.
  • Mentor junior verification engineers and establish best practices.
  • Troubleshoot interactions between analog and digital domains using simulations.
  • Improve verification tools, methodologies, and explore AI-based solutions.
  • Create and maintain verification documentation, test plans, and coverage.

Skills

Mixed-signal verification
RNM/AMS integration
Verilog/SystemVerilog
RTL/GLS debugging
UVM/Assertions
Analog and digital interfaces
Automotive PMIC design/verification
Leadership/mentoring
SPICE-based languages
Model-based verification

Education

MS or PhD in Electrical Engineering

Tools

Spectre
Xcelium
SPICE
Verilog-A

Job description

Position Overview

Renesas is seeking an experienced Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Management Integrated Circuit) product line. This role combines deep expertise in mixed-signal verification methodology with strong leadership capabilities to mentor junior engineers and drive verification strategy across multiple product platforms. The ideal candidate will have comprehensive knowledge of analog, digital, and mixed-signal verification techniques, combined with hands-on experience debugging complex automotive power management systems.

Key Responsibilities
  • Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs
  • Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)
  • Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies
  • Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces
  • Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners
  • Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs
  • Mentor and lead junior verification engineers, defining best practices and establishing verification methodologies
  • Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques
  • Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions
  • Create and maintain comprehensive verification documentation, test plans, and coverage
Qualifications
  • MS or PhD in Electrical Engineering, Computer Engineering, or related
  • 12+ years of experience in mixed-signal or analog circuit verification
  • Deep understanding of all aspects of mixed-signal verification environment architecture and implementation
  • Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration
  • Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)
  • Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations
  • Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL
  • Experience with automotive PMIC or power management IC design and verification
  • Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages
  • Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification
  • Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation
  • Excellent problem-solving and debugging skills with strong analytical mindset
  • Leadership and mentoring experienc
Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas Electronics Corp. • Plano (TX)

On-site
USD 160,000 - 230,000
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas • Chandler (AZ)

On-site
USD 180,000 - 240,000
Competitive benefits
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas Electronics Corp. • Chandler (AZ)

On-site
USD 160,000 - 230,000
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas • Plano (TX)

On-site
USD 170,000 - 210,000
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics Corporation • Plano (TX)

On-site
USD 120,000 - 160,000
Competitive benefits package
Staff Verification Engineer
Staff Verification Engineer

Renesas Electronics Corp. • Arizona

On-site
USD 120,000 - 180,000
Competitive benefits package
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics Corp. • Plano (TX)

On-site
USD 120,000 - 180,000
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas • Plano (TX)

On-site
USD 130,000 - 190,000
Competitive benefits package
Staff Design Verification Engineer
Staff Design Verification Engineer

Renesas Electronics Corp. • Chandler (AZ)

On-site
USD 120,000 - 180,000
Competitive benefits
Senior Digital Design Verification Engineer
Senior Digital Design Verification Engineer

Renesas Electronics Corporation • Austin (TX)

On-site
USD 120,000 - 190,000
Competitive benefits package