Senior NVM Digital Designer

Mythic

Palo Alto (CA)

On-site

USD 178,000 - 240,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equal opportunity employer

Job summary

Mythic is hiring an experienced digital designer to work on the next generation NVM controller for analog compute-in memory technologies. You will design, develop and verify NVM IP and digital controllers, collaborating across circuit, digital, compiler, firmware, and software teams to define architecture and improve RTL methodologies.

The role emphasizes RTL design, full-chip verification, and modeling with Verilog/SystemVerilog and Python, with a highly analytical, cross-disciplinary

Qualifications

  • Ph.D. or MS in EE or related field with 3+ years in RTL design and architecture development
  • Hands-on experience in full chip digital simulation setup, debugging, and verification
  • Familiarity with NVM voltage operation and programming algorithms is a plus
  • Understanding of computer architecture fundamentals (pipelines, caches, memory hierarchies) is a plus
  • Experience with scheduling fabrics, high-performance interconnects, DMA engines, or memory controllers is a plus
  • Proficiency in Verilog/SystemVerilog and RTL coding guidelines; timing constraints and EDA flows

Responsibilities

  • Participate in design and verify complete IP macros for Mythic product architecture using NVM technologies
  • Contribute to the next generation NVM digital controller
  • Define NVM controller architecture, interface, and communications
  • Collaborate with NVM circuit designers for RNM, functional, and Verilog models
  • Drive verifications of RNM and functional models of NVM circuits
  • Improve RTL coding practices and methodologies across teams

Skills

RTL design
microarchitecture
architecture development
Python
Verilog/SystemVerilog

Education

MS/PhD in Electrical Engineering

Tools

Verilog-A

Job description

We are hiring an experienced digital designer to work on the next generation NVM (non-volatile memory) controller for analog compute-in memory technology. The candidate will be responsible for the design, development, and verification of NVM IP and digital controllers for Mythic’s product architecture. This role collaborates closely with circuit, digital, compiler, firmware, and software teams to define NVM controller architecture, develop and validate behavioral models, and improve RTL design and verification methodologies.

What You'll Do
  • Participate in design and responsible for verifying complete IP macros specifically applicable for Mythic product architecture utilizing the available NVM technologies from foundries
  • Contribute to next generation NVM digital controller
  • Responsible for NVM digital controller design, definition, interface, and communications
  • Work with NVM circuit designers for RNM, functional, and verilog models of NVM circuits
  • Drive verifications of RNM and functional models of NVM circuits
  • Participate in design reviews and contribute to improving RTL coding practices and methodologies.
  • Work closely with digital, compiler, firmware, and software team to define NVM controller architecture
What You'll Bring
  • Ph.D. or MS degree in EE or related 3+ years industrial experience in RTL design, microarchitecture, and architecture development.
  • Hands-on experience in full chip digital simulation setup, debugging, and verification
  • Familiar and hands-on experience on NVM (NOR / NAND / similar) voltage operation and/or programming algorithms, and timing diagram is a plus
  • Understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies) is a plus.
  • Experience with one or more of the following subsystems: scheduling fabrics, high-performance interconnects, DMA engines, memory controllers, or datapath/control logic is a plus.
  • Hands-on experience modeling circuits using Python, Verilog-A, and System Verilog Real Number Modeling
  • Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.
  • Familiarity with timing constraints, physical design considerations, and EDA flows.
  • Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.
  • Excellent communication skills, ability to work well across multi-functional teams

$178,000 - $240,000 a year

At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.

Mythic is an equal opportunity and affirmative action employer. It ensures equal employment opportunity without discrimination or harassment based on race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity or expression, age, disability, national origin, marital or domestic/civil partnership status, genetic information, citizenship status, veteran status, or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Mixed Signal / Memory Circuit Designer
Senior Mixed Signal / Memory Circuit Designer

Mythic • Palo Alto (CA)

On-site
USD 178,000 - 240,000
Senior NVM Designer
Senior NVM Designer

Socket.dev • Palo Alto (CA)

On-site
USD 190,000 - 280,000
Senior Mixed Signal / Memory Circuit Designer
Senior Mixed Signal / Memory Circuit Designer

Future Ventures • Palo Alto (CA)

On-site
USD 178,000 - 240,000
Senior NVM Circuit Designer
Senior NVM Circuit Designer

Mythic Ai.Com • Palo Alto (CA)

On-site
USD 120,000 - 225,000
Senior NVM Digital Designer – RTL & Architecture
Senior NVM Digital Designer – RTL & Architecture

Mythic • Palo Alto (CA)

On-site
USD 178,000 - 240,000
Equal opportunity employer
VP, Systems Engineering
VP, Systems Engineering

Mythic • Palo Alto (CA)

On-site
USD 250,000 - 375,000
RTL Design Engineer
RTL Design Engineer

Mythic • Iowa (LA)

On-site
USD 120,000 - 225,000
Senior Systems Design Engineer
Senior Systems Design Engineer

Mythic Ai.Com • Austin (TX)

On-site
USD 140,000 - 190,000
Competitive salary and equity
Health, Dental, Vision, 401(k)
Uncapped PTO
Design Verification Engineer
Design Verification Engineer

Mythic • Iowa (LA)

On-site
USD 120,000 - 225,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Latent AI • Austin (TX)

On-site
USD 120,000 - 225,000