Senior Memory Post Silicon Qualification Engineer

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 311,000

Full time

3 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Equity
Flexible time off
Continuous learning

Job summary

NVIDIA Corporation is seeking a senior memory engineer to lead high‑speed memory interface bring‑up and qualification on GPU/SoC silicon in Santa Clara, CA. You will own validation, IO tuning, timing margins, and multi‑vendor DRAM qualification across GDDR, LPDDR, and HBM.

You will design AI‑enabled workflows for margin analysis and failure triage, collaborate with pre‑Si teams and DV groups, and coordinate with DRAM vendors and manufacturing partners worldwide.

Qualifications

  • B.Tech or M.Tech in Electrical, Electronics, or Computer Engineering (or equivalent experience).
  • 10+ years in the semiconductor industry with at least 3 years directly on memory interface bring-up, characterization, and qualification on shipped silicon.
  • Deep protocol and physical-layer understanding of GDDR, LPDDR, or HBM with calibration, IO tuning, timing margin, and vendor differences.
  • Strong hands-on lab fundamentals with oscilloscope, DMM, thermal chambers, protocol analyzers, and knowledge of PCB stack-up and SI/PI guidelines.
  • Demonstrated AI-driven workflow for memory characterization, margin analysis, or failure triage with measurable impact.

Responsibilities

  • Bring up high-speed memory interfaces on GPU/SoC silicon from first power-on through PVT characterization and productization.
  • Own functional validation, IO tuning, timing margin analysis, and multi-vendor DRAM qualification across memory controller, PHY, and DRAM devices.
  • Lead root-cause closure on the hardest memory failures spanning silicon, controller, PHY, package, board SI/PI, firmware, and workload, with reusable fixes.
  • Design and deploy AI-enabled workflows for margin data analysis, shmoo bucketing, failure signature detection, and workload-vs-margin correlation.
  • Partner with pre-Si architecture, design, and DV teams to translate new memory features into post-Si validation plans, feeding learnings back to pre-Si.

Skills

Memory bring-up
GDDR/LPDDR/HBM
Lab fundamentals
AI workflows

Education

Bachelor/Master in Electrical/Electronics/Computer Engineering

Tools

Oscilloscope
DMM
Thermal chambers

Job description

NVIDIA leads groundbreaking work in AI, high-performance computing, and visualization — and the memory subsystem is one of the most consequential parts of every silicon program we ship. GDDR, LPDDR, and HBM are where architecture, silicon, packaging, and manufacturing collide with reality. When memory is marginal, the whole system is marginal, and when it works, our GPUs and SoCs can hit the performance our customers depend on!

What you will be doing
  • Bring up high-speed memory interfaces (GDDR, LPDDR, HBM) on complex GPU, CPU and SoC silicon — from first power-on through full PVT characterization and productization.
  • Own functional validation, IO tuning, timing margin analysis, and multi-vendor DRAM qualification across the memory controller, PHY, and DRAM device — for the full matrix of capacities, speeds, and configurations we ship.
  • Lead root-cause closure on the hardest multi-team memory failures — spanning silicon, controller, PHY, package, board SI/PI, firmware, and workload — with reusable workarounds and productized fixes.
  • Design and deploy AI-enabled workflows for margin data analysis, shmoo bucketing, failure signature detection, and workload-vs-margin correlation — with the guardrails to make the outputs trustworthy enough to gate qualification decisions.
  • Partner with pre-Si architecture, design, and DV teams to translate new memory features into targeted post-Si validation plans, and feed post-Si learnings back into pre-Si methodology.
  • Work across globally distributed teams — silicon design, PHY, PCB, firmware, software, DRAM vendors, and manufacturing partners — including counterpart engineers in Taiwan and other major hubs.
What we need to see:
  • B.Tech or M.Tech in Electrical, Electronics, or Computer Engineering (or equivalent experience), plus 10+ years in the semiconductor industry with at least 3 years directly on memory interface bring-up, characterization, and qualification on shipped silicon.
  • Deep protocol and physical-layer understanding of GDDR, LPDDR, or HBM — training, calibration, IO tuning, timing margin, and vendor-to-vendor behavior differences — with at least one specific example of taking an ambiguous memory failure to root-cause closure with a productized fix.
  • Strong hands-on lab fundamentals — oscilloscope, DMM, thermal chambers, protocol analyzers — combined with working knowledge of PCB stack-up, board layout, power planes, and SI/PI guidelines that show up as real memory issues.
  • Demonstrated AI-driven workflow you built or scaled for memory characterization, margin analysis, or failure triage — with adoption beyond yourself and measurable impact on debug velocity, coverage, or escape rate.
Ways to stand out from the crowd:
  • Experience resolving ambiguous memory failure from symptom to root cause without being handed the answer; codified the fix as methodology adopted beyond their immediate program.
  • A history of building reusable qualification methodology, debug playbooks, or margin-analysis frameworks that were adopted by other programs or teams.
  • AI work that goes beyond personal-copilot use — agentic workflows, RAG-grounded debug assistants, automated shmoo analysis, ML-driven margin prediction — deployed at team scope with adoption metrics.

NVIDIA is the world leader in accelerated computing, and our work powers AI, gaming, robotics, autonomous systems, and scientific discovery. We invest in our people with competitive benefits, flexible time off, and continuous learning, and we build a team where everyone can do their best work.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 5, 2026. This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Mixed Signal Design Validation Engineer
Senior Mixed Signal Design Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Hardware Design Validation Engineer - Memory Subsystem
Hardware Design Validation Engineer - Memory Subsystem

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • Town of Texas (WI)

On-site
USD 196,000 - 311,000
Lead Hardware Design Validation Engineer - Memory Subsystem
Lead Hardware Design Validation Engineer - Memory Subsystem

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity
Benefits
Senior Memory System Engineer
Senior Memory System Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 184,000 - 357,000
Equity
Benefits package
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

Nvidia Corporation • Santa Clara (CA)

On-site
USD 196,000 - 311,000
Hardware Design Validation Engineer - Memory Subsystem
Hardware Design Validation Engineer - Memory Subsystem

NVIDIA • Santa Clara (CA)

On-site
USD 108,000 - 213,000
Equity
Benefits
SoC Product Architect, Memory Ecosystem
SoC Product Architect, Memory Ecosystem

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

On-site
USD 320,000 - 489,000
Equity
Benefits
Senior GPU Memory System Architect
Senior GPU Memory System Architect

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 184,000 - 288,000
Distinguished Engineer - Memory Architecture
Distinguished Engineer - Memory Architecture

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 320,000 - 489,000