Senior Memory Subsystem Firmware Engineer

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 184,000 - 287,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Benefits
Inclusive work environment

Job summary

NVIDIA Gruppe in Santa Clara is seeking a Senior DRAM Firmware Engineer to lead firmware for memory interfaces. The role involves designing initialization protocols, characterizing DRAM interfaces, and mentoring early-career engineers.

The ideal candidate has over 6 years of experience in memory firmware development and strong skills in C/C++. NVIDIA fosters an inclusive work environment and offers competitive salary and equity options.

Qualifications

  • 6+ years of relevant DRAM/memory firmware development experience.
  • Strong command of calibration algorithms and firmware implementation.
  • Deep understanding of PVT effects on timing and training.

Responsibilities

  • Own lifecycle of DRAM firmware from architecture to production tuning.
  • Design and implement DRAM initialization protocols and calibration algorithms.
  • Drive memory validation strategy and root-cause complex interactions.

Skills

DRAM initialization and training
C/C++ proficiency
Debugging skills

Education

BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or related field

Job description

NVIDIA's SoC Memory Subsystem team is looking for a strong, senior DRAM firmware engineer to own memory firmware from architecture through production silicon. You’ll lead in areas of DRAM initialization and training across DDR/LPDDR, drive interface tuning across process, voltage, and temperature corners, and set the direction for how we take new memory interfaces from pre‑silicon to production.

What you’ll be doing:
  • Own DRAM firmware across its lifecycle — architecture, implementation, silicon bring‑up, and production tuning.
  • Design and implement DRAM initialization and training sequences: training protocols, calibration algorithms, and their firmware implementation.
  • Characterize and tune the DRAM interface across PVT (process / voltage / temperature) variation to hold margins across corners.
  • Drive the memory bring‑up and validation strategy; root‑cause complex hardware/software interactions in the lab and in pre‑silicon.
  • Set firmware quality bar — code review, profiling, and coverage — and mentor early‑career engineers on the team.
  • Refine our interface bring‑up and validation strategy.
What we need to see:
  • BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or related field (or equivalent experience).
  • 6+ years of relevant DRAM / memory firmware development for high speed LPDDR or system DDR memories.
  • Strong command of DRAM initialization and training — protocols, calibration algorithms, and their implementation in firmware.
  • Deep understanding of DRAM interfaces and how PVT (process / voltage / temperature) variation affects timing, training, and margining.
  • Proficiency in C/C++, with a solid grasp of data structures, compilers, and build and version‑control tooling.
  • Excellent debugging skills; able to decompose hard, ambiguous failures from first principles.
Ways to stand out from the crowd:
  • Breadth across DDR / LPDDR / HBM and multiple DRAM vendors.
  • Signal‑integrity intuition and comfort working with analog/mixed‑signal behavior.
  • Understanding of ASIC boot architecture.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level4, and 224,000 USD - 356,500 USD for Level5.

You will also be eligible for equity and benefits.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Memory System Engineer
Senior Memory System Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 184,000 - 288,000
Senior Memory Post Silicon Qualification Engineer
Senior Memory Post Silicon Qualification Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Flexible time off
+1
Hardware Design Validation Engineer - Memory Subsystem
Hardware Design Validation Engineer - Memory Subsystem

NVIDIA • Santa Clara (CA)

On-site
USD 108,000 - 184,000
Equity and benefits
Inclusive work environment
Equal opportunity employer
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • California (MO)

On-site
USD 196,000 - 311,000
Equity
Benefits
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • Town of Texas (WI)

On-site
USD 196,000 - 311,000
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • Washington

On-site
USD 196,000 - 311,000
Senior Memory Post Silicon Qualification Engineer
Senior Memory Post Silicon Qualification Engineer

NVIDIA AI • Santa Clara (CA)

On-site
USD 196,000 - 311,000
Senior System Integration Engineer, Memory
Senior System Integration Engineer, Memory

NVIDIA • Idaho

On-site
USD 196,000 - 311,000
Senior Memory Firmware Engineer - DRAM Bring-Up (Equity)
Senior Memory Firmware Engineer - DRAM Bring-Up (Equity)

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 184,000 - 288,000
Equity
Benefits
Inclusive work environment
Senior Mixed Signal Design Engineer
Senior Mixed Signal Design Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits package