Senior FPGA & Silicon Bring-up Engineer

K2 Space

Seattle (WA)

On-site

USD 120,000 - 225,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

K2 Space is seeking a Senior FPGA & Silicon Bring-up Engineer to accelerate development of next-generation communications ASICs. You’ll own FPGA prototyping, firmware enablement, first-silicon bring-up, and hardware validation, bridging ASIC design, firmware, software, and system integration.

The role spans pre-silicon FPGA platforms to post-silicon debug, with responsibilities across RTL, software, and test infrastructure to ensure robust silicon readiness.

Qualifications

  • 5+ years FPGA development experience using Verilog/SystemVerilog and AMD/Xilinx FPGA tools.
  • Strong understanding of ASIC development and digital system architecture.
  • Experience with FPGA prototyping for ASIC development.
  • Experience with firmware/software enablement and hardware bring-up.
  • Strong hardware debugging skills using JTAG, oscilloscopes, logic analyzers, and protocol analyzers.
  • Proficiency with Python and scripting for automation and test infrastructure.
  • Experience validating high-speed interfaces, including Ethernet SerDes, SPI, UART.

Responsibilities

  • Develop FPGA-based prototypes to enable early ASIC integration, firmware development, and system validation.
  • Build hardware platforms that allow software and firmware teams to develop before first silicon.
  • Support first-silicon bring-up, debug, and functional validation.
  • Develop automated validation infrastructure for silicon characterization and regression testing.
  • Configure and validate digital interfaces including high-speed Ethernet SerDes, SPI, UART, GPIO, and other peripheral interfaces.
  • Develop FPGA-based traffic generators, protocol checkers, and test applications for interface validation.
  • Debug issues spanning RTL, firmware, software, FPGA prototypes, and silicon using simulation and laboratory instrumentation.
  • Collaborate closely with ASIC Design, Verification, Firmware, Software, Systems, and DFT teams to accelerate product development.

Skills

FPGA development
Verilog/SystemVerilog
Python scripting
JTAG debugging
Hardware bring-up
Digital system architecture

Education

BS or MS in Electrical Engineering, Computer Engineering, or related field

Tools

AMD/Xilinx FPGA tools
JTAG
Oscilloscopes
Logic analyzers
Protocol analyzers

Job description

K2 Space is seeking a Senior FPGA & Silicon Bring-up Engineer to accelerate development of next-generation communications ASICs. You’ll own FPGA prototyping, firmware enablement, first-silicon bring-up, and hardware validation, bridging ASIC design, firmware, software, and system integration.

The role spans pre-silicon FPGA platforms to post-silicon debug, with responsibilities across RTL, software, and test infrastructure to ensure robust silicon readiness.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Prototyping & Silicon Bring-Up Engineer
Senior FPGA Prototyping & Silicon Bring-Up Engineer

K2 Space • Los Angeles (CA)

On-site
USD 120,000 - 225,000
Senior FPGA & Silicon Bring-up Engineer — Equity
Senior FPGA & Silicon Bring-up Engineer — Equity

K2 Space • United States

Remote
USD 120,000 - 225,000
Equity
Paid time off
Medical/dental/vision coverage
+2
Senior FPGA & Silicon Bring-Up Engineer
Senior FPGA & Silicon Bring-Up Engineer

K2 Space Corporation • Los Angeles (CA)

On-site
USD 120,000 - 225,000
Base salary range with equity
Comprehensive benefits package
Senior FPGA Prototyping & Silicon Bring-Up Engineer
Senior FPGA Prototyping & Silicon Bring-Up Engineer

K2 Space Corporation • Seattle (WA)

On-site
USD 120,000 - 225,000
Equity in company
Comprehensive benefits package
Senior FPGA & Silicon Bring-Up Engineer
Senior FPGA & Silicon Bring-Up Engineer

K2Spacecorporation • Seattle (WA)

On-site
USD 120,000 - 225,000
Equity in company
Medical/dental/vision coverage
Paid time off and parental leave
Senior FPGA Prototyping Engineer - Space Systems
Senior FPGA Prototyping Engineer - Space Systems

K2Spacecorporation • United States

On-site
USD 120,000 - 225,000
Equity in the company
Comprehensive benefits package
Senior ASIC Emulation Engineer — Lead Pre-Silicon Validation
Senior ASIC Emulation Engineer — Lead Pre-Silicon Validation

Mundi • United States

On-site
USD 170,000 - 250,000
Equity
Medical/dental/vision coverage
Paid parental leave
+1
Senior ASIC Emulation Engineer: Drive Pre-Silicon Innovation
Senior ASIC Emulation Engineer: Drive Pre-Silicon Innovation

K2Spacecorporation • Seattle (WA)

On-site
USD 170,000 - 250,000
Comprehensive benefits
Paid time off
Equity
Senior ASIC Emulation Engineer - Lead Silicon Innovation
Senior ASIC Emulation Engineer - Lead Silicon Innovation

K2 Space Corporation • Seattle (WA)

On-site
USD 170,000 - 250,000
Equity in the company
Medical/dental/vision coverage
Paid time off
+1
Senior ASIC Emulation Engineer for Space-Grade SoCs
Senior ASIC Emulation Engineer for Space-Grade SoCs

K2 Space Corporation • Seattle (WA)

On-site
USD 170,000 - 250,000
Equity
Paid time off
Health benefits