Enable job alerts via email!

Senior FPGA / RTL Design Engineer - Signal Processing

Silvus Technologies

Los Angeles (CA)

Hybrid

USD 125,000 - 195,000

Full time

Today
Be an early applicant

Job summary

A technology company specializing in wireless communications is seeking a Senior FPGA / RTL Design Engineer to participate in R&D processes. This role involves designing signal processing algorithms for their MIMO wireless networking products. The ideal candidate will have a Bachelor's degree in Electrical Engineering and significant FPGA experience. The position is hybrid, requiring 3 onsite days in Los Angeles.

Qualifications

  • Minimum 6 years of FPGA design experience; less with advanced degrees.
  • Experience with fixed point binary arithmetic and digital signal processing.
  • Proven expertise with multi clock-domain, high-utilization FPGA designs.

Responsibilities

  • Fixed point design of signal processing blocks.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.

Skills

FPGA design
Digital signal processing
Fixed point binary arithmetic
Xilinx FPGAs
Multi clock-domain designs

Education

Bachelor of Science in Electrical Engineering or related field

Tools

Vivado IDE
MATLAB
Job description
Senior FPGA / RTL Design Engineer - Signal Processing

THE COMPANY

Silvus Technologies is dedicated to one mission: connecting those who keep us safe. We do so by delivering the most advanced Mobile Ad-hoc Network (MANET) radios powered by our custom and evolving Mobile-Networked MIMO waveform. Our radios and waveform provide vital communications for mission critical applications in harsh environments, from underground tunnels to high altitude balloons.

Silvus StreamCaster radios are being adopted globally by customers including U.S. Departments of Defense, international, federal, state and local agencies, and industry leaders in drone, robot, and unmanned systems manufacturing.

Wouldn’t you like to join an incredibly talented group doing challenging work with the directive of “Keeping Our Heroes Connected”?

Silvus’ growth is fueled by research and innovation and a team of passionate, skilled, and creative individuals. If you are seeking a challenging experience, Silvus can provide a rewarding opportunity that supports a fulfilling career.

THE OPPORTUNITY

Silvus is seeking a Senior FPGA / RTL Design Engineer reporting to the Director of FPGA Engineering on the FPGA Engineering team. The successful candidate will participate in all stages of the R&D process from concept to field deployment. FPGA Design Engineers implement novel signal processing algorithms for Silvus’ MIMO wireless networking products and support FPGA-based designs for our R&D efforts.

The role is based at Silvus headquarters in West Los Angeles, CA on a hybrid schedule with a minimum of 3 onsite days per week (Mondays, Wednesdays, Thursdays).

The following describes some essential job functions; management may reassign duties at any time.

ROLE AND RESPONSIBILITIES

  • Fixed point design of signal processing blocks in collaboration with systems engineers.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.
  • Hardware verification and troubleshooting; familiarity with logic analyzers.
  • Provide support to the RF and Software Engineering teams.

REQUIRED QUALIFICATIONS

  • Bachelor of Science in Electrical Engineering, Computer Science, or related field.
  • Minimum 6 years of FPGA design experience; 4 years with a Master’s degree; 2 years with a PhD.
  • Experience with fixed point binary arithmetic and digital signal processing designs.
  • Proven expertise with multi clock-domain, high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • NOTE - Must be a U.S. Person (U.S. Citizen or U.S. Permanent Resident) due to clients under U.S. federal contracts.

PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES

  • Master of Science degree in Electrical Engineering (MSEE).
  • Basic MATLAB skill.
  • Experience with communication systems on FPGA or ASIC designs.

COMPENSATION

The pay range is NOT a guarantee. It is based on market data and varies by experience.

CA Pay Range

$125,000 - $195,000 USD

ADDITIONAL EMPLOYMENT NOTES

As a U.S. Federal Contractor, all candidates for employment MUST be a U.S. Person (permanent resident or citizen). Stricter U.S. Citizen requirements may apply for some roles. All employment is contingent upon successful background clearance.

Silvus is an equal opportunity employer. We value diversity and do not discriminate based on protected characteristics. We provide reasonable accommodations during the application and interview process upon request.

*Silvus does not accept unsolicited resumes from recruiters or third-party agencies in response to job postings. No fee will be paid for unsolicited candidates.

Apply for this job

Indicates a required field

First Name *

Last Name *

Preferred First Name

Email *

Phone

Country

Phone

Resume/CV

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Current Company

LinkedIn Profile

Website

GitHub

I acknowledge that I meet the minimum education requirements for this role. *

I acknowledge that I meet the minimum experience requirements for this role. *

Voluntary Self-Identification

For government reporting purposes, candidates may respond to this voluntary survey. Completion is optional and confidential; it will not affect hiring decisions. See company Equal Employment Opportunity policy for details.

We are a federal contractor subject to VEVRAA and may collect information to measure outreach efforts. This section includes information on protected veteran categories and disability status as required by law.

Disclosures are voluntary. For more information, visit the U.S. Department of Labor OFCCP website.

Public burden statement: This collection has an OMB control number and may take about 5 minutes to complete.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.