Senior FPGA Engineer (Algo)

P2P

Chicago (IL)

On-site

USD 150,000 - 250,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

401k with discretionary employer match
Health insurance
Flexible spending accounts

Job summary

A leading trading firm in Chicago is seeking an experienced FPGA Engineer to build applications from scratch. The candidate will take part in the entire development lifecycle, focusing on low latency, high throughput FPGA design. Requirements include a Bachelor’s in Engineering and extensive experience with FPGA technologies. The role comes with a salary range of $150,000 to $250,000, plus comprehensive benefits.

Qualifications

  • 3+ years of experience in FPGA design or related field.
  • Strong skills in RTL logic design with 2+ years of writing Verilog.
  • Ability to lead an FPGA-based project from requirements to production.

Responsibilities

  • Architect and implement new FPGA applications from the ground up.
  • Research and evaluate cutting-edge FPGA hardware and technologies.
  • Liaise with software and design teams to deliver integrated solutions.

Skills

FPGA design
Verilog
Hardware Engineering
RTL logic design
System Verilog

Education

Bachelor’s degree in Computer/Electrical Engineering

Tools

XILINX FPGA design flow
ALTERA FPGA design flow

Job description

DRW is a diversified trading firm with over 3 decades of experience bringing sophisticated technology and exceptional people together to operate in markets around the world. We value autonomy and the ability to quickly pivot to capture opportunities, so we operate using our own capital and trading at our own risk.

Headquartered in Chicago with offices throughout the U.S., Canada, Europe, and Asia, we trade a variety of asset classes including Fixed Income, ETFs, Equities, FX, Commodities and Energy across all major global markets. We have also leveraged our expertise and technology to expand into three non-traditional strategies: real estate, venture capital and cryptoassets.

We operate with respect, curiosity and open minds. The people who thrive here share our belief that it’s not just what we do that matters–it's how we do it. DRW is a place of high expectations, integrity, innovation and a willingness to challenge consensus.

We are currently seeking a FPGA Engineer to join one of our trading teams. While DRW has been leveraging FPGA technology for a number of years, you will have the opportunity to build an FPGA application from scratch for an existing team. We’re seeking a candidate that has a strong understanding of software and hardware interaction. This person will participate in the full development lifecycle, including system and block level testing, of low latency high throughput FPGA design.

This role is for the Chicago office only.

Responsibilities:
  • Architect and implement new FPGA applications (synthesis, place & route, static timing analysis, documentation) from the ground up
  • Research and evaluate a variety of cutting‑edge FPGA hardware and technologies
  • Propose creative solutions to overcome FPGA/hardware limitations
  • Liaise directly with software and other design teams
  • Conduct lab debugging and characterization of new hardware
Candidate Requirements:
  • Bachelor’s degree or higher, Computer/Electrical Engineering with 3+ years of experience within the field; (Master’s degree or higher also counts for experience)
  • Solid Hardware Engineering experience, especially with FPGA
  • Highly autonomous with a can‑do attitude able to lead an FPGA based project from system requirements to production
  • Strong capacity to quickly evaluate FPGA based project feasibility based on hardware limitation
  • Strong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing Verilog
  • Experience in FPGA design flow including synthesis, place & route , static timing analysis is required
  • Experience with the design of system‑on‑chip (SOC) architectures, memory & processor subsystems, networking, and peripheral interconnect is required
  • Knowledge of the TCP/IP stack
  • Strong working knowledge of either XILINX or ALTERA FPGA design flow
  • Experience with functional verification utilizing high‑level methodologies (e.g. System Verilog) is a plus.
  • Excellent research and data gathering skills

The annual base salary range for this position is $150,000 to $250,000 depending on the candidate’s experience, qualifications, and relevant skill set. The position is also eligible for an annual discretionary bonus. In addition, DRW offers a comprehensive suite of employee benefits including group medical, pharmacy, dental and vision insurance, 401k (with discretionary employer match), short and long‑term disability, life and AD&D insurance, health savings accounts, and flexible spending accounts.

For more information about DRW’s processing activities and our use of job applicants’ data, please view our Privacy Notice at https://drw.com/privacy-notice.

California residents, please review the California Privacy Notice for information about certain legal rights at https://drw.com/california-privacy-notice.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer (Algo)
Senior FPGA Engineer (Algo)

DRW Holdings, LLC. • Chicago (IL)

On-site
USD 150,000 - 250,000
Group medical, pharmacy, dental and vision insurance
401k with discretionary employer match
Short and long-term disability insurance
+3
Senior FPGA Engineer (Algo)
Senior FPGA Engineer (Algo)

Drweng • Chicago (IL)

On-site
USD 150,000 - 250,000
Group medical insurance
401k with employer match
Flexible spending accounts
Senior FPGA Engineer
Senior FPGA Engineer

Drweng • New York (NY), Chicago (IL)

On-site
USD 225,000 - 325,000
Comprehensive employee benefits
Annual discretionary bonus
401k with employer match
Senior FPGA Engineer
Senior FPGA Engineer

P2P • New York (NY)

On-site
USD 225,000 - 325,000
Annual discretionary bonus
401k with employer match
Comprehensive medical and dental insurance
FPGA Developer
FPGA Developer

Drweng • Chicago (IL)

On-site
USD 202,500 - 247,500
Annual discretionary bonus
Comprehensive benefits (medical, Rx,牙?
FPGA Intern
FPGA Intern

P2P • Chicago (IL)

On-site
USD 225,000 - 259,000
Housing provided
Mentorship program
Education opportunities
FPGA Intern
FPGA Intern

Drweng • Chicago (IL)

On-site
USD 202,500 - 247,500
Housing provided
Mentorship program
Options course
FPGA Intern
FPGA Intern

DRW • Chicago (IL)

On-site
USD 80,000 - 110,000
Housing near office
Discretionary bonus as applicable
Social events in Chicago
FPGA Developer
FPGA Developer

P2P • Chicago (IL)

On-site
USD 225,000
Medical, Pharmacy, Dental, Vision
401k with employer match
Disability Insurance
+2
Senior FPGA Engineer – Low-Latency Trading Systems
Senior FPGA Engineer – Low-Latency Trading Systems

Drweng • Chicago (IL)

On-site
USD 150,000 - 250,000
Group medical insurance
401k with employer match
Flexible spending accounts