Senior Engineer II - Validation (ASIC)

Microchip Technology

Basking Ridge (NJ)

On-site

USD 120,000 - 165,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Microchip Technology Inc. in New Jersey seeks a senior validation engineer to own pre-silicon and post-silicon validation for NVMe/PCIe NAND flash controllers.

You will develop embedded software, device drivers, and test tools in C, Python, and Tcl; characterize NAND flash across environments and workloads. You will analyze large data sets, create clear reports, and contribute to cross-functional improvements.

Qualifications

  • Bachelor or Master in CS, CE or EE required.
  • 7.5+ years for Senior II, 5+ years for Senior I considered.
  • Experience with embedded firmware for NAND flash validation.
  • Strong knowledge of digital systems and computer architecture.
  • Ability to plan functional validation and develop supporting software.
  • Excellent verbal and written communication skills.

Responsibilities

  • Plan, develop, code, and execute pre-silicon and post-silicon validation plans.
  • Build and support validation infrastructure via embedded software, device drivers, and test tools in C, Python, Tcl.
  • Characterize and analyze NAND Flash memory across various operating conditions and workloads.
  • Develop characterization test plans for Flash memory performance, reliability, and endurance.
  • Analyze large datasets from validation activities and present findings in reports and visuals.
  • Generate graphs and technical reports using MS Excel and related tools.
  • Collaborate with cross-functional teams to identify performance trends and debug issues.

Skills

Embedded firmware debugging
C/Python/Tcl
NVMe/PCIe knowledge
Data analysis
Validation planning
Excel proficiency

Education

Bachelor's or Master in CS/CE/EE

Tools

Windows/Linux driver development
Lab equipment analysis

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values ; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Job Description:

An opening exists in the functional validation group for a senior engineer with strong interest in PCI Express (PCIe), Non-Volatile Memory Express (NVMe), embedded low level programming with JTAG, and debug of complex ASICs in multi-core environment. This group is a cross functional team of talented engineers tasked with pre-silicon and post-silicon validation of Microchip's NVMe Flash controller products. The team is responsible for ensuring functional specification compliance, system interoperability under a wide range of operating environments (i.e., both hardware platforms and operating systems), measuring/analyzing performance, and system level debug of post silicon issues. The team also creates the hardware and software validation infrastructure necessary to perform these tasks. Team members work with architects/designers and influence the architecture, features, and performance of future products.

Responsibilities:
  • Plan, develop, code, and execute pre-silicon and post-silicon validation plans
  • Build and support validation infrastructure through the development of embedded software, device drivers, and test tools written in C, Python, Tcl
  • Perform characterization and analysis of NAND Flash memory devices across various operating conditions and workloads
  • Develop and execute characterization test plans for Flash memory performance, reliability, and endurance evaluation
  • Analyze large datasets generated from validation and characterization activities and present findings in clear reports and visual summaries
  • Generate detailed graphs, charts, and technical reports using Microsoft Excel and related data analysis tools
  • Collaborate with cross-functional engineering teams to identify performance trends, debug issues, and recommend improvements based on characterization results
Requirements/Qualifications:
Required:
  • Bachelor or Master degree in CS, CE, EE
  • Experience, 7.5+ years for Senior II, but 5+ years for Senior I will be considered
  • Experience with coding and debugging of embedded firmware for NAND flash validation
  • Excellent knowledge of digital systems and computer architecture
  • Ability to develop functional validation plans and develop software necessary to execute these plans
  • Excellent verbal and written communication skills
Preferred:
  • Knowledge of PCI/PCI Express system architecture
  • Familiarity with storage interfaces (e.g., NVMe, SCSI, AHCI, SATA, or SAS)
  • Experience developing device drivers for Windows or Linux
  • Experience in use of lab equipment (e.g., protocol analyzers)
  • Knowledge in Machine Learning
  • Industry experience with NAND Flash memory characterization and validation
  • Familiarity with Flash memory behavior including endurance, retention, read disturb, and performance analysis
  • Experience collecting, analyzing, and interpreting large datasets from hardware validation or characterization testing
  • Advanced proficiency with Microsoft Excel including graph generation, pivot tables, formulas, and automated reporting techniques
  • Experience creating technical reports and presenting engineering data in graphical and tabular formats
  • Knowledge of storage technologies and Flash memory architectures is highly desirable
Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

100% inside, 80% sitting, 10% standing, 10% walking

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarter

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer II - Validation (ASIC)
Senior Engineer II - Validation (ASIC)

FHLB Des Moines • Basking Ridge (NJ)

On-site
USD 70,000 - 205,000
Health benefits
Stock options
ESP P program with look-back feature
Sr Engineer I - Validation (Systems)
Sr Engineer I - Validation (Systems)

FHLB Des Moines • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits from day one
Retirement savings plan
Employee stock purchase plan (ESPP)
Principal Engineer - Validation (Systems)
Principal Engineer - Validation (Systems)

Microchip Technology Inc. • Roseville (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Validation (Systems)
Principal Engineer - Validation (Systems)

FHLB Des Moines • Roseville (CA)

On-site
USD 75,000 - 232,000
Intern Engineering ASIC Verification
Intern Engineering ASIC Verification

Microchip Technologies • San Jose (CA)

On-site
USD 26,000 - 41,000
Sr Engineer I - Validation (Systems)
Sr Engineer I - Validation (Systems)

Microchip Technology Inc. • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits day one
ESPP program with 2-year look back
Retirement savings plan
Intern - Engineering (ASIC Verification)
Intern - Engineering (ASIC Verification)

FHLB Des Moines • San Jose (CA)

On-site
USD 54,443,000 - 85,962,000
Senior Engineer I-Applications
Senior Engineer I-Applications

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 120,000 - 160,000
Technical Staff Engineer - Validation
Technical Staff Engineer - Validation

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 130,000 - 190,000
Intern-Engineering (Applications)
Intern-Engineering (Applications)

FHLB Des Moines • Houston (TX)

On-site
USD 25,000 - 39,000