Senior Dram Design Engineer: Memory Innovation Lead

Micron Memory Malaysia Sdn Bhd

Idaho

On-site

USD 120,000 - 190,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical plans
Relocation support
Paid time off

Job summary

Micron Technology in Boise, ID, seeks a Semiconductor Design Engineer at Principal/Senior Staff levels to design and optimize next‑generation DRAM products, balancing performance, power, reliability and cost. You will collaborate with global teams to drive innovative circuit solutions and silicon validation.

You will lead implementation, mentoring, and advanced design exploration, with a focus on AI‑assisted design flows and tough technical challenges in memory tech.

Qualifications

  • BS in Electrical Engineering plus MS EE with 10+ years (or BSEE with 12+ years) in semiconductor design.
  • Extensive CMOS circuit design, device physics, state machine logic, and verification methods.
  • Experience with Verilog modeling, simulation tools, and PDN analysis.
  • Proficiency in Python, Tcl, or Perl scripting.
  • Strong analytical, problem‑solving, communication, and cross‑functional collaboration skills.

Responsibilities

  • Design and optimize digital and analog circuits for next‑generation DRAM products, including memory arrays, control logic, datapaths, address decoding, and I/O circuitry.
  • Lead circuit development, simulation, verification, and silicon validation to achieve performance, power, area, and quality targets.
  • Drive floor‑planning, layout optimization, parasitic analysis, and tape‑out activities.
  • Advance AI‑assisted design, automation, and design‑space exploration through collaboration with internal and external partners.
  • Provide technical leadership through innovation, multi‑functional collaboration, and mentorship of other engineers.

Skills

CMOS circuit design
Verilog modeling
PDN analysis
Python scripting
Mentoring

Education

MSEE
BSEE

Tools

Verilog
FINESIM
HSPICE

Job description

Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a Semiconductor Design Engineer (Principal / Member of Technical Staff / Senior Member of Technical Staff), you will play a key role in designing and optimizing next‑generation DRAM products. You will work closely with global design, verification, and multi‑functional teams to develop innovative circuit solutions that balance performance, power, quality, reliability, and cost. This role also offers the opportunity to influence technical direction, mentor engineers, and help advance future memory technologies.

Responsibilities
  • Design and optimize digital and analog circuits for next‑generation DRAM products, including memory arrays, control logic, datapaths, address decoding, and I/O circuitry.
  • Lead circuit development, simulation, verification, and silicon validation to achieve performance, power, area, and quality targets.
  • Drive floor‑planning, layout optimization, parasitic analysis, and tape‑out activities.
  • Advance AI‑assisted design, automation, and design‑space exploration through collaboration with internal and external partners.
  • Provide technical leadership through innovation, multi‑functional collaboration, and mentorship of other engineers.
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering or related field, plus MSEE with 10+ years, BSEE with 12+ years, or equivalent relevant semiconductor design experience; SMTS candidates typically have 15+ years of experience with demonstrated technical leadership.
  • Extensive knowledge of CMOS circuit design, device physics, state machine logic, and design verification methodologies.
  • Experience with Verilog modeling, simulation tools, and power delivery network (PDN) analysis.
  • Proficiency in scripting languages such as Python, Tcl, or Perl.
  • Strong analytical, problem‑solving, communication, and multi‑functional collaboration skills.
Preferred Qualifications
  • Master's degree or PhD in Electrical Engineering or a related field.
  • Experience with DDR5, LPDDR5/LPDDR6, GDDR6/7, or HBM3/HBM4 memory technologies.
  • Experience with FINESIM, HSPICE, or similar schematic entry and simulation tools.
  • Experience leading complex circuit design projects and mentoring engineers.
  • Exposure to AI/ML‑assisted design flows, agentic AI, or advanced design automation frameworks.
Work Model

Boise, ID, Main Site. Schedule is 5 days onsite. Relocation support may be available.

Benefits
  • A choice of medical, dental, and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • A robust paid time‑off program and paid holidays.
  • Additional information regarding the Benefit programs available can be found in the Benefits Guide posted on micron.com/careers/benefits.
Equality, Diversity, & Inclusion

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Right to Work

To learn about your right to work, click here. (learn more about Micron, please visit micron.com/careers)

Additional Notices

Micron prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron. AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Memory Design Engineer - Principal | MTS | SMTS
DRAM Memory Design Engineer - Principal | MTS | SMTS

Micron Technology • Boise (ID)

On-site
USD 150,000 - 230,000
Relocation assistance
DRAM Memory Design Engineer - Principal | MTS | SMTS
DRAM Memory Design Engineer - Principal | MTS | SMTS

Micron Technology Inc • Boise (ID)

On-site
USD 140,000 - 210,000
Relocation assistance
Staff Design Engineer, DRAM
Staff Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
DRAM Memory Design Engineer - Principal | MTS | SMTS
DRAM Memory Design Engineer - Principal | MTS | SMTS

Micron • Boise (ID)

On-site
USD 120,000 - 190,000
Medical/dental/vision plans
Relocation assistance
Paid time off
DRAM Memory Design Engineer - Principal | MTS | SMTS
DRAM Memory Design Engineer - Principal | MTS | SMTS

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 170,000 - 210,000
Medical, Dental, Vision
Paid time off
Relocation assistance
Principal Design Engineer, DRAM
Principal Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 75,000 - 105,000
Medical, dental, and vision plans
Paid family leave
Paid time-off program
Senior Circuit Design Engineer, DRAM
Senior Circuit Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal

Micron Technology • Boise (ID)

On-site
USD 110,000 - 170,000
Relocation support
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal
Semiconductor Design Engineer, DRAM: Senior, Staff, or Principal

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
DMTS Design Engineer
DMTS Design Engineer

Micron Technology • Boise (ID)

On-site
USD 208,000 - 416,000