Senior DFT Engineer, Test Infrastructure, Google Cloud

Google Inc.; Sunnyvale (CA); On-site; USD 163,000 - 237,000; Full time

Job summary

Google is seeking a DFT Test Engineer to shape AI/ML hardware acceleration and push TPU technology. You will verify complex digital designs and collaborate across design and verification teams to ensure robust DFT environments at scale.

You will lead pattern development for ATE tests, drive DFT strategy, and participate in post-manufacturing silicon bring-up tasks on a high-impact TPU architecture powering Google’s AI workloads.

Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 8 years of experience with DFT features (e.g., JTAG/MBIST/ATPG/HSIO), verification, functional validation.
• Experience with one of the scripting languages: Python, Perl, or TCL.
• Experience with ATE platforms (e.g., Teradyne UltraFlex or Advantest).
• Experience with SystemVerilog.

Responsibilities

• Engage with DFT and Design teams at early design stage to define requirements for ATE tests and manufacturing test flow.
• Generate and verify ATE patterns, including debug level, production level, characterization, HTOL, ESOE, etc.
• Run pattern playbacks (VTPSIM) on all delivered patterns prior to silicon arrival to ensure high quality of pattern delivery.
• Own pattern translations, and integrate DFT verification into the overall ASIC design flow.
• Prepare silicon debug verification strategy, test plan, and readiness for testers. Participate in post-manufacturing silicon bring-up tasks.

Skills

DFT expertise

Scripting languages

Test/ATE platforms

SystemVerilog

Education

Bachelor's degree in EEE/CE/CS or related field

Tools

Teradyne UltraFlex

Advantest

Job description

• link Copy link

corporate_fare Google place Sunnyvale, CA, USA

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

• link Copy link
• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 8 years of experience with DFT features (e.g., Joint Test Action Group (JTAG)/Memory Built-In Self-Test (MBIST)/Automatic Test Pattern Generation (ATPG)/High-Speed Input/Output (HSIO)), verification, functional validation.
• Experience with one of the scripting languages: Python, Perl, or TCL.
• Experience with ATE platforms (e.g., Teradyne UltraFlex or Advantest).
• Experience with SystemVerilog.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science with an emphasis on computer architecture.
• 10 years of experience in test engineering or product engineering.
• Experience with Scan/ATPG test development, especially with Streaming Scan Network (SSN)/Streaming Fabric techniques, or memory BIST test development and repair scheme implementation, including BISR/BIRA.
• Experience in testing Intellectual Property (IP) such as Phase-locked Loops (PLL), Process Voltage Temperature (PVT) sensors, thermal diodes, Process Monitor Ring Oscillator (PMRO), droop detector, aging sensor, and eFuse.
• Experience with PCIE, Double Data Rate (DDR) and HBM testing.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a DFT Test Engineer, you will work closely with various teams within the design process with other engineers to deliver the confidence needed in the design of the chip. You will collaborate with the Functional Verification team to develop Design for Testing (DFT) environments, drive DFT strategy, and ensure our DFT solutions are properly verified for all usage scenarios.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting‑edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits

• Engage with DFT and Design teams at early design stage to define requirements for ATE tests and manufacturing test flow.
• Generate and verify ATE patterns, including debug level, production level, characterization, High Voltage Screen (HVS), High-Temperature Operating Life (HTOL), Electrical Stress on Environment (ESOE) etc.
• Run pattern playbacks (VTPSIM) on all delivered patterns prior to silicon arrival to ensure high quality of pattern delivery.
• Own pattern translations, and integrate DFT verification into the overall ASIC design flow.
• Prepare silicon debug verification strategy, test plan, and readiness for testers. Participate in post-manufacturing silicon bring‑up tasks.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.