Senior DDR/LPDDR Post-Silicon Characterization Engineer

Arm Limited

Chandler (AZ)

Hybrid

USD 162,000 - 219,000

Full time

3 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Arm Limited in Chandler seeks a Senior Post-Silicon DDR Characterization Engineer to validate next-generation Arm SoCs. You will focus on DDR/LPDDR memory subsystems, characterizing silicon across process, voltage, temperature, and frequency conditions, and collaborating with engineering teams to analyze results and improve silicon performance.

You will develop and run system-level stress workloads, debug issues, and create tests to characterize silicon at the system level, leveraging Linux and

Qualifications

  • Experience in pre- or post-silicon validation and characterization.
  • Experience with DDR/LPDDR architectures, including training, calibration, timing, and PHY operation.
  • Software skills including C/C++, Arm assembly, Python, or scripting languages.
  • Experience with voltage/frequency margining and silicon operating limits.
  • Experience debugging silicon and system issues using scopes, logic analyzers, debuggers, or similar tools.

Responsibilities

  • Develop and enable system-level stress workloads on Linux and Bare-Metal SW environments.
  • Collaborate with post-silicon validation team to characterize silicon at the system level.
  • Debug and resolve system issues and bugs.
  • Develop test plans and implement tests for characterizing silicon at the system level.

Skills

DDR/LPDDR architectures
C/C++
Arm assembly
Python
Scripting languages
Voltage/frequency margining
Debugging silicon and system issues
Data analysis

Tools

Scopes
Logic analyzers
Debuggers

Job description

Arm Limited in Chandler seeks a Senior Post-Silicon DDR Characterization Engineer to validate next-generation Arm SoCs. You will focus on DDR/LPDDR memory subsystems, characterizing silicon across process, voltage, temperature, and frequency conditions, and collaborating with engineering teams to analyze results and improve silicon performance.

You will develop and run system-level stress workloads, debug issues, and create tests to characterize silicon at the system level, leveraging Linux and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DDR Memory Validation & Characterization Engineer
Senior DDR Memory Validation & Characterization Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 198,000 - 268,000
Senior DDR Analog Characterization Engineer
Senior DDR Analog Characterization Engineer

Arm • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Senior Post-Silicon DDR Characterization Engineer
Senior Post-Silicon DDR Characterization Engineer

Arm Limited • Chandler (AZ)

Hybrid
USD 162,000 - 219,000
Staff DDR Analog Characterization Engineer
Staff DDR Analog Characterization Engineer

Arm • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Staff Post-Silicon Validation Engineer: System-Level Impact
Staff Post-Silicon Validation Engineer: System-Level Impact

Arm Limited • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Hybrid working
Accommodation support
Competitive compensation
Senior DDR Analog Characterization Engineer
Senior DDR Analog Characterization Engineer

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 198,000 - 268,000
DDR/LPDDR Characterization Engineer
DDR/LPDDR Characterization Engineer

Qualcomm • San Diego (CA)

On-site
USD 94,000 - 141,000
Annual RSU grants
Discretionary bonus program
Competitive benefits package
+1
Staff Software Engineer — Post-Silicon Validation Infra
Staff Software Engineer — Post-Silicon Validation Infra

Arm Limited • Chandler (AZ)

Hybrid
USD 198,000 - 268,000
Senior Post-Silicon Validation Engineer - High-Speed DDR5
Senior Post-Silicon Validation Engineer - High-Speed DDR5

Renesas Electronics • Tempe (AZ)

On-site
USD 120,000 - 170,000
Lead Post-Silicon Validation Engineer – DDR5 & Analog
Lead Post-Silicon Validation Engineer – DDR5 & Analog

Renesas • Duluth (GA)

On-site
USD 120,000 - 180,000