Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

NVIDIA

Santa Clara (CA)

On-site

USD 136,000 - 265,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

NVIDIA in Santa Clara, CA is seeking a skilled CPU design engineer to contribute to the physical design of the on-chip interconnect network and last-level caches, collaborating with the RTL/logic teams on micro-architecture feasibility and optimization. You will drive synthesis, timing closure, and power-performance trade-offs while evaluating interconnects and system caches for next-generation products.

This role emphasizes high-frequency design, HDL/RTL flow, and cross-functional teamwork in a

Qualifications

  • Master’s Degree in ElectricalEngineering, ComputerEngineering or Computer Science or equivalent experience.
  • 5+ years of experience in processor or other related high-performance semiconductor designs.
  • Physical design expertise in high-frequency design, including hands-on synthesis experience, timing analysis, floor-planningand in-depth knowledge of industry standard physical design tools is required.
  • Experience in interconnect/cache/core design is desirable.
  • Verilog expertise is preferredas is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO.
  • Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team.

Responsibilities

  • As a member of our CPU team, you'll be responsible for synthesis and achieving timing, area, performance and power goals of the on-chip interconnect network and last-level caches.
  • Help evaluate the physical design for next-generation Nvidia coherent interconnects and system-level caches.

Skills

Synthesis expertise
Timing closure
Floorplanning
RTL/ASIC design understanding
Communication skills

Education

Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science

Tools

Verilog
RTL design
DFT
EDA tools

Job description

As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level caches, working on implementation, synthesis and timing closure while collaborating closely with the logic design team on micro-architecture definition and feasibility. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you'll be doing:
  • As a member of our CPU team, you'll be responsible for synthesis and achieving timing, area, performance and power goals of the on-chip interconnect network and last-level caches.

  • Help evaluate the physical design for next-generation Nvidia coherent interconnects and system-level caches.

What we need to see:
  • Master’s Degree in ElectricalEngineering, ComputerEngineering or Computer Science or equivalent experience.

  • 5+ years of experience in processor or other related high-performance semiconductor designs.

  • Physical design expertise in high-frequency design, including hands-on synthesis experience, timing analysis, floor-planningand in-depth knowledge of industry standard physical design tools is required.

  • Experience in interconnect/cache/core design is desirable.

  • Verilog expertise is preferredas is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO.

  • Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power-efficient chips in their class? If so, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

NVIDIA AI • Eugene (OR)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia Corporation in • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Senior ASIC Hardware Design Engineer
Senior ASIC Hardware Design Engineer

NVIDIA • Westford (MA)

On-site
USD 136,000 - 218,500
Equity and benefits package
Inclusive work environment
Senior Cache Coherency Architect
Senior Cache Coherency Architect

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 152,000 - 242,000
Senior ASIC Physical Design Engineer, Netlisting
Senior ASIC Physical Design Engineer, Netlisting

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Jobtailor • California (MO)

On-site
USD 168,000 - 311,000
Comprehensive benefits package
Equity eligibility
Physical Design Engineer, Synthesis and Implementation
Physical Design Engineer, Synthesis and Implementation

NVIDIA Gruppe • Westford (MA)

On-site
USD 116,000 - 190,000
Equity
Benefits
Senior Physical Design Engineer
Senior Physical Design Engineer

NVIDIA • Westford (MA)

On-site
USD 136,000 - 219,000
Equity options
Comprehensive benefits package
Senior ASIC Design Engineer - Hardware
Senior ASIC Design Engineer - Hardware

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 219,000
Equity
Comprehensive benefits package
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 311,000
Equity
Generous benefits