Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise; Fort Collins (CO); Hybrid; USD 147,000 - 279,000; Full time

Benefits offered by this job

Health & Wellbeing

Personal & Professional Development

Unconditional Inclusion

Job summary

Hewlett Packard Enterprise in Colorado is seeking a Senior ASIC Design Verification Engineer to lead pre-silicon verification across multiple projects. The role emphasizes SystemVerilog, UVM/OVM, and strong scripting skills to accelerate verification and coverage closure in a hybrid work model.

You will mentor staff, drive innovation, and contribute to the selection of future technical leaders while collaborating in a distributed team environment.

Qualifications

• Bachelor’s or Master’s degree in ECE/CS or equivalent.
• 10+ years of VLSI design or verification experience.
• Expert SystemVerilog and UVM/OVM proficiency.
• Strong English written and verbal communication.

Responsibilities

• Define design verification methodology with the team.
• Develop SystemVerilog and UVM testbenches and bus models.
• Plan and implement block/integration scoreboards and checkers.
• Write functional coverage and analyze results.
• Triage regressions and drive bug closure.
• Apply scripting and AI-assisted tools to speed verification.
• Mentor junior staff and foster innovation.
• Support selection of future technical leaders.
• Drive VLSI innovation and integration of new tech.

Skills

SystemVerilog

UVM/OVM

Scripting languages

Distributed teamwork

English communication

Education

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent

Tools

Python

Perl

Tcl

Linux

EDA tools

Job description

Senior ASIC Design Verification Engineer - Slingshot

This role has been designed as ‘Hybrid’ with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world.Our culture thrives onfinding new and better ways to accelerate what’s next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

In this role you will be responsible for all phases of pre-silicon design verification, including design verification methodology, test-plan development, testbench development, coverage closure, and sign-off reviews.

Responsibilities

• Follow and help define the team’s design verification methodology.
• Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.
• Plan and implement block and integration level scoreboards and checkers to verify functional behavior.
• Write and analyze functional coverage, providing input to block level milestones.
• Triage regression failures and identify logic bugs, while driving bug closure.
• Apply scripting, automation, and AI-assisted and agentic tools to improve the speed and quality of the verification process.
• Provide guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.
• Participate in and provide input on the process for selection of future technical leaders.
• Drive VLSI innovation and integration of new technologies into projects and activities in the design organization.

Education and Experience Required

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
• 10+ years of experience in VLSI design, verification, or implementation.

Knowledge and Skills

• Expert level knowledge of SystemVerilog and of OVM or UVM methodologies.
• Expert level knowledge of programming and scripting languages, hardware description languages, electronic design automation (EDA), and/or FPGA tools.
• Expert level analytical and problem solving skills.
• Ability to excel in a distributed team environment.
• Executive level written and verbal communication skills; mastery in English.

Preferred Skills

• Experience verifying high-speed networking, switching, or NIC ASICs.
• Experience with agentic AI coding tools and workflows applied to verification.
• Experience with Python, Perl, Tcl, or another scripting language in Linux development environments.
• Experience working as part of a geographically distributed team.

Accessibility

HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here.

Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let’s Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

Job:

Engineering

Job Level:

TCP_04

“The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 147,000 - 279,000 in Colorado // 140,000 - 321,000 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered.”

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

The estimated job application period closure is November 2 2026; this timeline is provided for transparency and internal planning purposes.

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.