Senior ASIC Design Engineer, Analog and Power, remote OK

Direct Recruiters, Inc.

Columbus (OH)

Hybrid

USD 160,000 - 260,000

Full time

9 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Direct Recruiters, Inc. is assisting in finding an experienced ASIC Design Engineer for an Ohio-based technology firm. The role focuses on solo ownership of analog/power ASIC architecture, transistor-level design, and delivery of high-performance power/analog ICs for battery-powered systems.

You will drive layout interactions, device physics considerations, and cross-functional integration with PCB, packaging, and test. A strong background in fabrication processes and reliability is essential.

Qualifications

  • 8+ years in transistor-level ASIC/Analog IC design as sole project lead.
  • Deep pure analog design experience: biasing, stability, noise.
  • CMOS/BiCMOS flows, high‑voltage structures, fabrication constraints, reliability.
  • End-to-end ownership from architecture to tape-out.

Responsibilities

  • Analog & Power ASIC Design: own transistor-level lifecycle (architecture to tape-out).
  • IP Development: SPICE, corners, Monte Carlo, aging, reliability simulations.
  • Layout & Fab Interaction: floorplanning, parasitic extraction, matching, PDK usage, device physics integration.
  • Project Ownership: sole ASIC engineer leading strategy and cross-functional integration.

Skills

Analog & Power ASIC Design
Pure Analog Expertise
Cadence Tools Proficiency
CMOS/BiCMOS Fabrication Knowledge

Education

BS/MS in EE/CE/Physics

Tools

Cadence Virtuoso
Cadence Spectre
Cadence ADE

Job description

Bleeding Edge Ohio Based Technology Firm, Newly Created Role, Tremendous Growth Opportunity: You will serve as the solo ASIC Design Engineer owning architecture, transistor-level design, simulation, verification, and delivery of custom ASICs focused on power/voltage conversion, battery-powered systems, and pure analog circuitry. This role also requires meaningful experience with solid-state fabrication, semiconductor process flows, and device-level considerations that directly influence analog/power IC performance.

Core Responsibilities
  • Analog & Power ASIC Design: Own full transistor-level lifecycle (architecture to tape‑out) with required expertise in pure analog design. Design power conversion circuits—including buck/boost converters, charge pumps, battery management ICs, low/high‑voltage stages, and switching/linear regulators.
  • IP Development: Develop analog/power IP blocks (biasing networks, references, amplifiers, drivers, protection circuits). Run SPICE, corner, Monte Carlo, aging, and reliability simulations.
  • Layout & Fab Interaction: Drive floorplanning, parasitic extraction, matching, and PDK usage. Integrate device physics, doping profiles, oxide variations, high‑voltage structures, thermal behavior, and isolation (trench, SOI, guard rings). Evaluate process variation impacts on analog stability and noise.
  • Project Ownership: Act as the sole ASIC engineer leading technical strategy, cross-functional integration (PCB, packaging, test), and documentation.
Required Experience & Skills
  • Education & Experience: BS/MS in EE, CE, or Physics; 8+ years in transistor-level ASIC/Analog IC design as a sole project lead.
  • Pure Analog Expertise: deep experience in pure analog design—transistor-level design, compensation, stability, noise, and biasing—alongside power‑conversion and battery-powered architectures.
  • Tools: Hands‑on proficiency with Cadence (Virtuoso, Spectre, ADE).
  • Semiconductor Physics & Fab: Deep understanding of CMOS/BiCMOS flows, device physics, high‑voltage structures, fabrication constraints (implantation, oxidation, lithography), and reliability (BTI, HCI, TDDB).
Preferred Qualifications
  • Silicon debug, bench validation, and lab bring‑up experience.
  • Background in wearables, IoT, battery-powered embedded systems, or wide‑bandgap devices (GaN, SiC).
  • Familiarity with mixed-signal verification methodologies.
  • BS or MS Degree in Electrical Engineering, Computer Engineering, Physics or a related area.

Note: we can consider on‑site (relocation assistance is offered), hybrid or remote employees who can travel to HQ as needed.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Analog ASIC Design Lead - Power & Battery (Remote)
Senior Analog ASIC Design Lead - Power & Battery (Remote)

Direct Recruiters, Inc. • Columbus (OH)

Hybrid
USD 160,000 - 260,000
Principal ASIC/SoC Architect & Design Engineer
Principal ASIC/SoC Architect & Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 190,000
Principal ASIC/SoC Design Engineer
Principal ASIC/SoC Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 170,000 - 210,000
Principal Digital IC Design Engineer
Principal Digital IC Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 210,000
ASIC Chip Lead and Design Engineer
ASIC Chip Lead and Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 180,000 - 240,000
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Benefits package including health, 401
Analog IC Design Engineer
Analog IC Design Engineer

Fidelis Companies • California (MO)

On-site
USD 150,000 - 175,000
Principal Design Engineer
Principal Design Engineer

Navitas Semiconductor • San Jose (CA)

On-site
USD 180,000 - 280,000
Health benefits
Unlimited PTO
Stock awards
Lead ASIC RTL Design Engineer
Lead ASIC RTL Design Engineer

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

PowerLattice • Chandler (AZ), Vancouver (WA)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)