Semiconductor Process Engineer - Defect & FA Specialist

UST

Santa Clara (CA)

On-site

USD 70,000 - 105,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

10 days of paid vacation
6 days of paid sick leave
401(k) retirement plan with matching
Medical, dental, vision insurance

Job summary

UST is seeking a Semiconductor Process Engineer – Associate III to join our team in Santa Clara, California. In this role, you will focus on wafer defect characterization and failure analysis within R&D or semiconductor manufacturing environments.

Your responsibilities include designing experiments, troubleshooting defect problems, and implementing new technologies. A Bachelor's or Master's in a relevant field and experience in semiconductor engineering are required. The position offers a compensation range of $70,000 – $105,000 per year and various employee benefits.

Qualifications

  • 1-2 years of experience in semiconductor process engineering.
  • Expertise in wafer defect analysis.
  • Proficient in statistical analysis and experimental design.

Responsibilities

  • Design, collect data, analyze and compile reports for defect reduction.
  • Troubleshoot defect problems and perform Root Cause Analysis.
  • Implement new technology to support defect study.

Skills

Semiconductor process engineering
Wafer defect analysis
Hands-on experience with SEM/FIB
Root Cause Analysis (RCA)
Statistical analysis

Education

Bachelor's or Master's in Electrical Engineering, Materials Science, Chemical Engineering, Physics, Microelectronics/Nanotechnology

Tools

DOE (Design of Experiments)
Metrology tools

Job description

UST is seeking a Semiconductor Process Engineer – Associate III to join our team in Santa Clara, California. In this role, you will focus on wafer defect characterization and failure analysis within R&D or semiconductor manufacturing environments.

Your responsibilities include designing experiments, troubleshooting defect problems, and implementing new technologies. A Bachelor's or Master's in a relevant field and experience in semiconductor engineering are required. The position offers a compensation range of $70,000 – $105,000 per year and various employee benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Semiconductor Process Engineer
Semiconductor Process Engineer

UST • Santa Clara (CA)

On-site
USD 70,000 - 105,000
10 days of paid vacation
6 days of paid sick leave
401(k) retirement plan with matching
+1
Senior Defects Engineer: Process & Knowledge Base Lead
Senior Defects Engineer: Process & Knowledge Base Lead

Applied Materials, Inc. • Santa Clara (CA)

On-site
USD 124,000 - 171,000
Semiconductor Process Chemist – R&D & Innovation
Semiconductor Process Chemist – R&D & Innovation

Applied Materials • Santa Clara (CA)

On-site
USD 138,000 - 190,000
Senior Defect Modeling & Testing Architect
Senior Defect Modeling & Testing Architect

TSMC • San Jose (CA)

On-site
USD 152,000 - 244,000
Defect & Failure Analysis Engineer (Semiconductor)
Defect & Failure Analysis Engineer (Semiconductor)

ao-inc • Sugar Land (TX)

On-site
USD 70,000 - 90,000
Flexible health plans
401(k) matching
Generous PTO policy
+2
Process Engineer - Semiconductors & Materials Innovation
Process Engineer - Semiconductors & Materials Innovation

Applied Materials, Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 124,000 - 171,000
Senior Process Engineer - Semiconductors & Displays
Senior Process Engineer - Semiconductors & Displays

Applied Materials, Inc. • Santa Clara (CA)

On-site
USD 124,000 - 171,000
Comprehensive benefits package
Participation in a bonus and stock award program
Lead Process Engineer – Semiconductor & Display Tech
Lead Process Engineer – Semiconductor & Display Tech

Applied Materials • Santa Clara (CA)

On-site
USD 163,000 - 224,000
Comprehensive benefits package
Stock award program
Career development opportunities
Senior Process Engineer, Semiconductors
Senior Process Engineer, Semiconductors

Applied Materials • Santa Clara (CA)

On-site
USD 124,000 - 171,000
Comprehensive benefits package
Potential for bonus and stock options
R&D Process Engineer — Advanced Wafer Fabrication & CMP
R&D Process Engineer — Advanced Wafer Fabrication & CMP

Keysight Technologies • Santa Rosa (CA)

On-site
USD 138,000 - 232,000
Medical, dental and vision
401(k) Plan
Flexible Time Off, Paid Holidays