Semiconductor Design Engineer (Compute Test, Oregon) (Tualatin, OR, US)

LitePoint

Tualatin (OR)

On-site

USD 155,000 - 248,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical insurance
Dental insurance
Vision insurance
Flexible Spending Account (FSA)
Retirement savings plans
Life and disability insurance
Paid vacation & holidays
Tuition assistance

Job summary

Teradyne seeks a Semiconductor Design Engineer to drive advanced test instrumentation development within Compute Test Division. You will span architecture, design, verification, and lab validation in a multi-site team, delivering scalable digital solutions and mentoring FPGA initiatives.

The ideal candidate brings strong FPGA/HDL background, hands-on experience with Xilinx/Intel devices, and collaboration across hardware, software, and verification groups.

Qualifications

  • BS in Electrical Engineering or related field; advanced degree preferred.
  • 10+ years of hardware development experience.
  • Digital logic design and FPGA physical design incl. floor-planning and timing analysis.
  • Verilog with Python, TCL or PERL scripting.
  • Experience with Xilinx/Intel FPGAs; ASIC design a plus.
  • SystemVerilog, UVM, VHDL, C, and C++ knowledge.
  • Knowledge of PCIe, AXI, DDRx, SERDES, USB, I2C, SPI, 10/100GE, PLL, HBM, DLL, ADC, DAC, MIPI, DisplayPort, PRBS.
  • Windows/Linux, Cadence Xcelium, SpyGlass, Vivado, Quartus, ClearCase, Git, SVN, JIRA; CI.
  • High-speed signal integrity understanding.
  • Strong troubleshooting and teamwork abilities.

Responsibilities

  • Lead architecture, design, verification, and lab validation for test instruments.
  • Develop scalable, high-performance digital design solutions.
  • Collaborate across hardware, software, systems, and verification teams.
  • Build and execute product integration, verification, and prototyping experiments.
  • Mentor junior engineers and lead FPGA project teams.
  • Support design process improvements and tool evaluations.

Skills

Digital logic design
FPGA design
Verilog
SystemVerilog
Python
C/C++
Xilinx/Intel FPGA
VHDL
CI tooling

Education

BS in Electrical Engineering

Tools

Cadence Xcelium
Synopsys SpyGlass
Xilinx Vivado
Intel Quartus
Git
JIRA
ClearCase

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day. We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

The Semiconductor Design Engineer will play a key role within Teradyne’s Compute Test Division Engineering team, focusing on the development of advanced test instrumentation. This role supports architecture, design, implementation, verification, and lab validation in a dynamic, multi-site engineering environment. The ideal candidate will bring strong digital logic design expertise, hands-on FPGA experience, and the ability to collaborate across hardware, software, systems, and verification teams.

  • Lead architecture, design, implementation, verification, and lab validation for test instruments and systems.
  • Develop scalable, high-performance, high-quality, extensible, and maintainable digital design solutions.
  • Collaborate with hardware, software, systems, and design verification teams to define requirements and achieve appropriate test coverage.
  • Build and execute product integration, verification testing, debug, prototyping, and characterization experiments.
  • Mentor junior engineers and provide technical leadership for FPGA project teams.
  • Support logic design process improvement initiatives and tool evaluations to sustain engineering excellence and product quality.
All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • BS in Electrical Engineering or a related field required; advanced degree preferred.
  • Minimum of 10 years of practical hardware development experience.
  • Primary experience in digital logic design and FPGA physical design, including floor-planning, place and route, and static timing analysis.
  • Expertise with Verilog and a scripting language such as Python, TCL, or PERL.
  • Experience with Xilinx and/or Intel FPGAs; standard cell ASIC design experience preferred.
  • Familiarity with SystemVerilog, UVM, VHDL, C, and C++ preferred.
  • Working knowledge of PCIe, AXI, DDRx, SERDES, USB, I2C, SPI, 10/100GE, PLL, HBM, DLL, ADC, DAC, MIPI, DisplayPort, and PRBS technologies.
  • Experience with Windows and Linux operating systems, as well as development tools including Cadence Xcelium, Synopsys SpyGlass CDC/LINT, Xilinx Vivado, Intel Quartus, ClearCase, Git, SVN, JIRA, and continuous integration methodologies.
  • Understanding of design for high-speed signal integrity.
  • Excellent troubleshooting, debugging, and problem-solving skills.
  • Strong verbal, written, and presentation skills.
  • Experience working in cross-functional teams designing complex systems.
  • Commitment to excellence, efficiency, mentorship, and product quality.
Compensation:

The base salary range for this role is $154,900-$247,800. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits:

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details. #LI-KD1

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Hardware/Software Integration Engineer (Compute Test, North Reading) (North Reading, MA, US)
Hardware/Software Integration Engineer (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 141,000 - 226,000
Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR) (Tualatin, OR, US)
Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 141,000 - 226,000
FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)
FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 123,000 - 197,000
Medical, dental, vision
Retirement savings plans
Life and disability insurance
+2
Senior FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)
Senior FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 155,000 - 248,000
Health and well-being benefit programs
FPGA Developer (Compute Test, North Reading)
FPGA Developer (Compute Test, North Reading)

Teradyne • North Reading (MA)

On-site
USD 123,000 - 197,000
Health benefits
Tuition assistance
Paid vacation
FPGA Developer (Compute Test, North Reading) (North Reading, MA, US)
FPGA Developer (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 123,000 - 197,000
Medical benefits
Dental benefits
Vision benefits
+2
Senior FPGA Architect (Compute Test, North Reading) (North Reading, MA, US)
Senior FPGA Architect (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 155,000 - 248,000
Medical
Dental
Vision
+6
Senior FPGA Design Engineer (MTD, San Jose, CA) (San Jose, CA, US)
Senior FPGA Design Engineer (MTD, San Jose, CA) (San Jose, CA, US)

LitePoint • San Jose (CA)

On-site
USD 170,000 - 273,000
Health benefits
Retirement savings plans
Paid vacation and holidays
+1
ASIC and Logic Design Engineering Manager (Compute Test, North Reading) (North Reading, MA, US)
ASIC and Logic Design Engineering Manager (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 156,000 - 249,000
Health benefits
Dental
Vision
+3