Security Architect, Physical AI SoC

Velaura

Santa Clara (CA)

On-site

USD 200,000 - 500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity participation
Medical, dental, and vision benefits

Job summary

Velaura seeks a Security Architect for its Physical AI SoC to own end-to-end security architecture and lifecycle protection of silicon platforms.

You will define hardware root of trust, secure boot, key management, and TEEs, while coordinating with RTL, firmware, and software teams to enforce security across the design and production lifecycle.

Qualifications

  • 10+ years in security engineering or architecture for shipping silicon or embedded platforms.
  • Deep expertise in hardware security primitives: root of trust, secure boot, TEEs, key management, secure debug, crypto implementations.
  • Strong knowledge of applied cryptography and physical/side-channel attack countermeasures.
  • Hands-on experience with SoC development flows; ability to specify and review security-relevant hardware and firmware.
  • Proven ability to lead threat modeling and drive security requirements across multi-disciplinary teams.
  • Master’s degree in Electrical/Computer Engineering, Computer Science, or related field, or equivalent practical experience.
  • Excellent written and verbal communication skills with a track record of influencing technical direction.

Responsibilities

  • Own the SoC security architecture: define hardware root of trust, secure boot, key management, secure debug, and lifecycle/provisioning strategy.
  • Architect protection for AI workloads and sensitive assets on-chip, including model confidentiality and secure AI/NPU execution.
  • Lead threat modeling and security risk assessments for the SoC and subsystems, translating attacker capabilities into hardware/firmware requirements.
  • Partner with silicon design, firmware, safety, and platform software teams to embed security requirements into RTL, boot flow, and SDK; review implementations against architecture.
  • Define secure update, attestation, and device identity approaches for fielded systems throughout lifecycle.
  • Establish security architecture standards, review processes, and mentor engineers to raise security across the org.
  • Align with security and functional-safety standards; support certification, audit, and customer security-assurance efforts.

Skills

Root of Trust
Secure Boot
TEEs
Key Management
Cryptography
RTL Review
Threat Modeling
Communication

Education

Master's degree in Electrical/Computer Engineering or Computer Science
PhD in Electrical/Computer Engineering or related field

Job description

Role Overview

Velaura is designing the compute silicon that will power the next generation of robots, autonomous systems, and intelligent machines operating in the physical world. As Security Architect for our Physical AI System-on-Chip (SoC), you will own the end-to-end security architecture of our silicon platforms—defining how our chips protect the AI models, sensor data, and safety-critical functions that Physical AI systems depend on.

This is a foundational, cross-cutting role. You will set the hardware security strategy from the earliest architecture phase through tape-out and production, working across the silicon, firmware, platform software, and product teams. Because Physical AI systems act on the world—moving, sensing, and making autonomous decisions—the security of our SoC is inseparable from its safety. You will help ensure that Velaura silicon can be trusted in the field, at scale, and over its full lifecycle.

Responsibilities
  • Own the SoC security architecture: define the hardware root of trust, secure boot, key management, secure debug, and lifecycle/provisioning strategy across Velaura’s Physical AI silicon roadmap.

  • Architect protection for AI workloads and sensitive assets on-chip—model confidentiality and integrity, secure AI/NPU execution, memory isolation, trusted execution environments, and cryptographic acceleration.

  • Lead threat modeling and security risk assessments for the SoC and its subsystems, translating attacker capabilities (physical, side-channel, fault-injection, supply-chain) into concrete hardware and firmware requirements.

  • Partner with silicon design, firmware, safety, and platform software teams to embed security requirements into the RTL, boot flow, and SDK—and to review implementations against the architecture.

  • Define the approach to secure updates, attestation, and device identity so that fielded Physical AI systems remain trustworthy throughout their operational lifetime.

  • Establish security architecture standards, review processes, and design practices; mentor engineers and raise the security bar across the organization.

  • Guide alignment with relevant security and functional-safety standards and support certification, audit, and customer security-assurance efforts.

Required Qualifications
  • 10+ years in security engineering or architecture, with significant experience defining hardware/SoC security for shipping silicon or embedded platforms.

  • Deep expertise in hardware security primitives: root of trust, secure boot, TEEs (e.g., TrustZone or equivalent), key management, secure debug, and hardware/software cryptographic implementations.

  • Strong command of applied cryptography and of physical and side-channel attack classes (fault injection, power/EM analysis) and their countermeasures.

  • Hands-on experience with SoC development flows and the interfaces between RTL/silicon design, firmware, and low-level platform software; ability to specify and review security-relevant hardware and firmware.

  • Proven ability to lead threat modeling and to drive security requirements across multi-disciplinary teams from architecture through production.

  • Master’s degree in Electrical/Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

  • Excellent written and verbal communication skills, with a track record of influencing technical direction and mentoring engineers.

Preferred Qualifications
  • Experience securing AI/ML accelerators or NPUs, including protection of on-device models and inference pipelines.

  • Familiarity with robotics, autonomous systems, automotive, or other safety-critical domains, and with functional-safety standards (e.g., ISO 26262) alongside security standards (e.g., ISO/SAE 21434, Common Criteria, FIPS 140-3, or PSA Certified).

  • Experience with post-quantum cryptography, confidential computing, or hardware supply-chain security.

  • Prior experience at an early-stage or high-growth semiconductor or hardware company, building security functions and practices from the ground up.

  • Ph.D in Electrical/Computer Engineering, Computer Science, or a related field

$200,000 - $500,000 a year

Compensation & Benefits

At Velaura, we believe exceptional talent deserves exceptional rewards. Compensationfor this role includes a competitive base salary, performance-based incentives, andequity participation, allowing team members to share in the company’s long-termsuccess.

Your base pay will depend on your skills, qualifications, experience, and location.

In addition to compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.

Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and PhysicalAI. Our solutions will enable robots, autonomous systems, drones, and other intelligentmachines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape thefuture of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity.Qualified applicants will receive consideration for employment without regard to race,color, religion, national origin, gender, sexual orientation, gender identity, disability orprotected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mentaldisabilities. Applicants who would like to contact us regarding the accessibility of ourwebsite or who need special assistance or a reasonable accommodation for any part ofthe application or hiring process may contact us at: careers@velaura.ai. This contact
information is for accommodation requests only. Evaluation of requests for reasonableaccommodation will be determined on a case-by-case basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Functional Safety Architect, Physical AI SoC
Functional Safety Architect, Physical AI SoC

Velaura • Santa Clara (CA)

On-site
USD 200,000 - 500,000
Medical, dental, and vision coverage
Paid time off
Flexible work arrangements
+2
Senior Formal Verification Engineer
Senior Formal Verification Engineer

Velaura • Santa Clara (CA)

On-site
USD 200,000 - 500,000
Equity participation
Competitive base salary
Medical, dental, vision
Power Management Architect, Physical AI SoC
Power Management Architect, Physical AI SoC

Velaura • Santa Clara (CA)

On-site
USD 125,000 - 500,000
Competitive base salary
Equity participation
Benefits package
Senior RTL Engineer
Senior RTL Engineer

Velaura • Santa Clara (CA)

On-site
USD 200,000 - 500,000
Equity participation
Performance-based incentives
Comprehensive benefits
Senior RTL Engineer
Senior RTL Engineer

Velaura • California (MO)

On-site
USD 200,000 - 500,000
Senior Design Verification Engineer – Physical AI Compute
Senior Design Verification Engineer – Physical AI Compute

Velaura • Santa Clara (CA)

On-site
USD 240,000 - 480,000
Design Verification Engineer
Design Verification Engineer

Velaura • Boston (MA)

On-site
USD 75,000 - 275,000
Equity participation
Performance-based incentives
Comprehensive benefits
RTL Designer – Physical AI Compute
RTL Designer – Physical AI Compute

Velaura • Santa Clara (CA)

On-site
USD 125,000 - 500,000
Design Verification Engineer – Physical AI Compute
Design Verification Engineer – Physical AI Compute

Velaura • Austin (TX)

On-site
USD 75,000 - 275,000
Equity participation
Competitive benefits
Principal AI SoC Runtime Software Architect
Principal AI SoC Runtime Software Architect

Velaura • Santa Clara (CA)

On-site
USD 200,000 - 500,000