SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration (AWS)

Amazon

Austin (TX)

Sur place

USD 157 300 - 212 800

Plein temps

14 jours+
Générateur de candidature

Transformez ce poste en entretien — un CV et une lettre de motivation conçus selon ce que cet employeur recherche.

Passez les filtres ATS

Résumé du poste

Amazon's Annapurna Labs is seeking an SDE to drive pre-silicon hardware/software co-design for our machine learning acceleration chips. You will collaborate with architecture, design and emulation teams to implement new silicon functionality and write bare-metal software to verify end-to-end SoC performance.

In this role you will tackle multi-level verification, debug complex systems, and contribute to pre-silicon verification workflows, with opportunities to shape next-gen ML hardware in a

Qualifications

  • Bachelor's degree in Electrical Engineering or a related field.
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong debugging skills.
  • Experience verifying at multiple logic levels from IP blocks to SoCs to full system testing.
  • Preferred: Master's degree in Electrical/Communications Engineering.
  • Experience with ARM and various DSP ISAs and RF/wireless standards is a plus.

Responsabilités

  • Drive pre-silicon hardware/software co-development for ML accelerator SoCs.
  • Collaborate with architecture, design and emulation teams to implement silicon functionality.
  • Write bare‑metal software to verify end‑to‑end SoC functionality and subsystem performance.

Connaissances

Debugging
Verification
Bare-metal development
End-to-end verification
System-level debugging

Formation

Bachelor's degree in Electrical Engineering
Master's degree in Electrical/Communications Engineering

Outils

Python
Perl
ARM ISAs
DSP ISAs

Description du poste

SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

As an SDE in the pre‑silicon team, you will drive pre‑silicon hardware/software co‑development for our machine learning chips. You will work with architecture, design and emulation teams to build new silicon functionality, and write bare‑metal software to verify end‑to‑end SoC functionality and subsystem performance.

Basic Qualifications
  • Bachelor's degree in Electrical Engineering or a related field
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong debugging skills
  • Experience verifying at multiple logic levels from IP blocks to SoCs to full system testing
Preferred Qualifications
  • Master's degree in Electrical, Communications Engineering or a related field
  • Experience with formal verification techniques, including abstraction and end‑to‑end checking
  • Experience with ARM and various DSP ISAs
  • Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
  • Experience with industry standard tools and scripting languages (Python or Perl) for automation

Base salary range: $157,300 – $212,800 USD annually.

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon • Austin (TX)

Sur place
USD 159 200 - 215 300
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration (AWS)
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration (AWS)

Amazon • Austin (TX)

Sur place
USD 159 200 - 215 300
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon Web Services (AWS) • Cupertino (CA)

Sur place
USD 157 000 - 213 000
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon Web Services (AWS) • Austin (TX)

Sur place
USD 144 000 - 194 000
Health insurance
401(k) matching
Paid time off
+4
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon • Austin (TX)

Sur place
USD 144 000 - 194 000
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon Web Services (AWS) • Austin (TX)

Sur place
USD 159 000 - 215 000
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration
Sr. SDE, MLA hardware/software co-design, Annapurna Labs Machine Learning Acceleration

Amazon Web Services (AWS) • Cupertino (CA)

Sur place
USD 183 000 - 248 000
SoC Systems Software Engineer, Annapurna Labs Machine Learning Accelerators, AWS
SoC Systems Software Engineer, Annapurna Labs Machine Learning Accelerators, AWS

Amazon • Cupertino (CA)

Sur place
USD 165 200 - 223 600
RSUs
Health insurance
401(k) matching
+1
Sr MLA DV Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs
Sr MLA DV Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs

Amazon • Austin (TX)

Sur place
USD 159 200 - 215 300
Health insurance
401(k) matching
Paid time off
+1
Pre-Silicon SDE: ML Chip HW/SW Co-Design
Pre-Silicon SDE: ML Chip HW/SW Co-Design

Amazon Web Services (AWS) • Austin (TX)

Sur place
USD 144 000 - 194 000
Health insurance
401(k) matching
Paid time off
+4