RTL Engineer – Physical AI Solutions

Altera Corporation

San Jose (CA)

On-site

USD 149,000 - 238,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Altera Corporation in San Jose, California, seeks an RTL Engineer to design and verify high-performance digital logic powering Physical AI workloads on FPGA platforms. Translate architectures into synthesizable Verilog/SystemVerilog and work with architects, verification, firmware and software teams for scalable hardware solutions.

Strong background in computer architecture and RTL design is required, along with experience in simulation, debugging, and performance analysis.

Qualifications

  • Bachelor's degree in Electrical/Computer Engineering or related field.
  • 3+ years of RTL design and digital logic development.
  • Strong Verilog/SystemVerilog experience and computer architecture fundamentals.
  • Experience with simulation, debugging, and verification tools.
  • Familiarity with FPGA implementation flows and performance analysis.

Responsibilities

  • Design RTL for FPGA and programmable hardware solving Physical AI workloads.
  • Translate architectures into synthesizable Verilog/SystemVerilog RTL.
  • Create microarchitecture specifications and participate in architecture reviews.
  • Optimize designs for performance, area, power, and scalability.
  • Collaborate with verification, firmware, and software teams to enable HW-SW integration.

Skills

Verilog
SystemVerilog
Computer architecture
Digital design
ASIC/FPGA design
Simulation & debugging
Verification tools

Education

Bachelor's degree in Electrical/Computer Engineering or related
Masters/PhD preferred

Tools

Synopsys
Cadence
Siemens EDA

Job description

RTL Engineer – Physical AI SolutionsAltera uses cookies and similar technologies on this website to improve your online experience, to analyze site usage and to show tailored advertising to you. For more information on Altera's use of cookies and similar technologies, visit our Cookie Notice.# Careers## RTL Engineer – Physical AI SolutionsApply: San Jose, California, United States: Full time: Posted Yesterday: R03444# **Job Details:**### ## **Job Description:**Altera is empowering a new era of intelligent computing through programmable silicon solutions that accelerate innovation across cloud, edge, communications, industrial, automotive, and emerging AI applications. Our FPGA and adaptive computing technologies enable customers to build highly flexible, high-performance systems that can evolve with rapidly changing workloads. We are seeking talented RTL Engineers to help develop next-generation hardware architectures that accelerate Physical AI workloads. This is an opportunity to work on cutting-edge FPGA and heterogeneous compute solutions that bridge the digital and physical worlds, enabling intelligent robotics, autonomous systems, machine vision, industrial automation, and real-time AI inference. **The Role**As an RTL Engineer, you will be responsible for designing, implementing, and verifying high-performance digital logic that powers AI and accelerated computing solutions. You will collaborate with architects, design verification engineers, software teams, and physical design engineers to deliver scalable and efficient hardware solutions targeting advanced FPGA and programmable logic platforms. This role is ideal for engineers who are passionate about computer architecture, digital design, AI acceleration, and building hardware that enables real-world intelligent systems. **Responsibilities*** Design and develop RTL for FPGA and programmable hardware solutions supporting Physical AI applications.* Translate architectural specifications into high-quality, synthesizable Verilog/SystemVerilog RTL.* Create microarchitecture specifications and participate in architecture reviews.* Optimize designs for performance, area, power, and scalability.* Collaborate closely with design verification teams to define verification strategies and close functional coverage.* Support FPGA implementation activities including synthesis, timing closure, and performance analysis.* Work with firmware and software teams to enable hardware-software integration and system bring-up.* Debug RTL, simulation, emulation, and silicon-related issues throughout the product lifecycle.* Contribute to feature definition and architectural innovation for next-generation AI acceleration technologies.* Participate in design reviews and maintain high standards for code quality and engineering excellence.The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $149.1K - $238.2K USDWe use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. ### ## **Qualifications:****Minimum Qualifications*** Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field.* 3+ years of experience in RTL design and digital logic development.* Strong expertise in Verilog and/or SystemVerilog.* Solid understanding of computer architecture, digital design fundamentals, and ASIC/FPGA design methodologies.* Experience with simulation, debugging, and verification tools.* Experience developing high-performance datapath, control logic, or accelerator architectures.* Familiarity with synthesis, static timing analysis, and FPGA implementation flows.* Strong analytical, debugging, and problem-solving skills.* Excellent communication and collaboration abilities. **Preferred Qualifications*** Master's or Ph.D. in Electrical Engineering, Computer Engineering, or related discipline.* Experience designing AI, machine learning, vision-processing, signal-processing, networking, or robotics accelerators.* Knowledge of FPGA architectures and adaptive computing platforms.* Experience with industry-standard EDA tools such as Synopsys, Siemens EDA, or Cadence design environments.* Understanding of high-bandwidth memory systems, NoC architectures, PCIe, Ethernet, CXL, or coherent interconnects.* Experience with hardware/software co-design.* Familiarity with Python, C/C++, or scripting languages used for design automation and validation.* Experience developing solutions for robotics, industrial automation, autonomous systems, or edge AI applications. **What You'll Build*** FPGA-accelerated AI pipelines* Real-time perception and sensor-processing systems* Robotics and autonomous machine compute platforms* Edge AI inferencing architectures* High-performance programmable accelerator subsystems* Next-generation adaptive computing solutions powering Physical AI applications **Why Join Altera?*** Shape the future of Physical AI and intelligent systems.* Work on industry-leading programmable silicon technologies.* Collaborate with world-class engineers solving complex hardware challenges.* Influence next-generation computing architectures deployed across cloud, edge, and autonomous systems.* Help bring AI closer to the real world through programmable, scalable hardware innovation.### ## **Job Type:**Regular### ## **Shift:**Shift 1 (United States of America)### ## **Primary Location:**San Jose, California, United States### ## **Additional Locations:**### ## **Posting Statement:**All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.**About Altera**Altera: Accelerating InnovatorsAltera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Engineer – Physical AI Solutions
RTL Engineer – Physical AI Solutions

Altera • San Jose (CA)

On-site
USD 149,000 - 238,000
Senior Lead Design Engineer - RTL Design
Senior Lead Design Engineer - RTL Design

Altera Corporation • San Jose (CA)

On-site
USD 232,000 - 330,000
Senior Lead Design Engineer
Senior Lead Design Engineer

Altera Corporation • San Jose (CA)

On-site
USD 232,000 - 330,000
FPGA IP Software Development Engineer
FPGA IP Software Development Engineer

Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 213,000
Senior Lead Design Engineer - RTL Design
Senior Lead Design Engineer - RTL Design

191 Altera Corporation • San Jose (CA)

On-site
USD 232,000 - 330,000
Senior Lead Design Engineer
Senior Lead Design Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 232,000 - 330,000
Senior Lead Engineer - Design and Architecture
Senior Lead Engineer - Design and Architecture

Altera Corporation • San Jose (CA)

On-site
USD 232,000 - 330,000
Physical Design Engineer
Physical Design Engineer

Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 193,000
Senior Physical Design Engineer
Senior Physical Design Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 193,000
Silicon Domain Architect
Silicon Domain Architect

Altera Corporation • San Jose (CA)

Hybrid
USD 118,900 - 178,000