RTL Design Engineer

Synopsys

United States

In loco

USD 180.000 - 270.000

Tempo pieno

11 giorni fa
Generatore di candidature

Una candidatura completa in un minuto — curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Annual bonus
Equity
Health benefits

Descrizione del lavoro

Synopsys is seeking an accomplished IC Design Engineer with a PhD or MSc and extensive analog design experience to drive advanced transceiver architectures for D2D IP and memory/SerDes substrates.

You will work on FinFET technologies, high-speed clocking circuits, and digitally assisted analog calibration, collaborating across teams to optimize power, area, and performance while preparing design verification plans and presenting results to customers and panels.

Competenze

  • PhD with 8+ years or MSc with 10+ years of practical analog IC design experience.
  • Experience with FinFET technologies and transistor-level circuit design.
  • Extensive design experience with sub-circuits relevant to Memory/SerDes/D2D, including receive equalizers, DAC-based transmitters, and high-speed clocking circuits.
  • Knowledge of ESD issues, custom digital design, and analog/digital interactions for optimizing circuit performance.
  • Proficiency with tools for schematic entry, physical layout, design verification, and SPICE simulators, as well as scripting languages like TCL, Perl, C, Python, and MATLAB.

Mansioni

  • Reviewing UCIe and other D2D standards to develop novel transceiver architectures and sub-block specifications.
  • Investigating and developing circuit architectures addressing bottlenecks to improve power, area, and performance.
  • Collaborating across geography, project, and department teams to streamline design and verification strategies.
  • Overseeing PHY level physical layout to minimize parasitics, device stress, and process variation.
  • Presenting simulation data from internal project teams and at industry panels or customer reviews.
  • Documenting design features and test plans, and contributing to electrical characterization of D2D IP products.

Conoscenze

FinFET technologies
Transistor-level design
Memory/SerDes/D2D
Receive equalizers
DAC-based transmitters
High-speed clocking circuits
ESD considerations
Analog/digital interactions
SPICE simulators
Scripting languages

Formazione

PhD with 8+ years
MSc with 10+ years

Strumenti

Schematic entry tools
Physical layout tools
Design verification tools

Descrizione del lavoro

Job Description and Requirements
We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You A re:

You are a highly experienced IC Design Engineer with a passion for pushing the boundaries of technology. With a PhD and over 10 years of practical analog IC design experience or an MSc with 12+ years, you possess extensive experience in FinFET technologies and a deep understanding of sub-circuits relevant to Memory, SerDes, and D2D. You are proficient in designing receive equalizers like CTLE, DFE, and FFE, and have expertise in DAC-based transmitters, ADC-based receivers, and DSP equalization. Your skills in high-speed clocking circuits such as PLL, VCO, ILO, DLL, and phase interpolator are exceptional. You are familiar with duty cycle correction, clock phase correction circuits, and digitally assisted analog calibration loops.

In-depth familiarity with transistor-level circuit design, sound CMOS design fundamentals, and experience with CMOS tape-outs are part of your skill set. You have a thorough knowledge of high‑speed SerDes, Memory, D2D IO, and the associated circuit and fabrication issues that impact customer use‑cases directly. ESD issues, custom digital design, and analog/digital interactions for optimizing circuit performance are well within your expertise. You are well‑versed in design for reliability, layout effects, and the tools for schematic entry, physical layout, and design verification. Your proficiency with SPICE simulators and scripting languages like TCL, Perl, C, Python, and MATLAB is notable. Excellent communication, presentation, and documentation skills round out your profile.

What You’ll Be Doing:
  • - Reviewing UCIe and other D2D standards to develop novel transceiver architectures and sub‑block specifications.
  • - Investigating and developing circuit architectures that address architectural bottlenecks and lead to revolutionary improvements in power, area, and performance targets.
  • - Collaborating across geography, project, and department teams to streamline design and verification strategies, ensuring overall design quality, efficiency, and performance.
  • - Overseeing PHY level physical layout to minimize the effect of parasitics, device stress, and process variation.
  • - Presenting and reviewing simulation data from internal project teams, and presenting results externally at industry panels or customer reviews.
  • - Documenting design features and test plans, consulting on the overall electrical characterization of the D2D IP product, analyzing customer silicon data for design enhancements, and proposing solutions for post‑silicon design updates.
The Impact You Will Have:
  • - Driving the development of cutting‑edge transceiver architectures that set new benchmarks in power, area, and performance.
  • - Enhancing overall design quality and efficiency through cross‑functional collaboration and streamlined verification strategies.
  • - Minimizing the effects of parasitics, device stress, and process variation through meticulous oversight of PHY level physical layout.
  • - Contributing to the industry by presenting simulation data and results at panels and customer reviews, establishing Synopsys as a thought leader.
  • - Ensuring the robustness and reliability of D2D IP products through detailed documentation and electrical characterization.
  • - Driving post‑silicon design updates and enhancements based on customer silicon data, ensuring continuous improvement and alignment with customer needs.
What You’ll Need:
  • - PhD with 8+ years, or MSc with 10+ years of practical analog IC design experience.
  • - Experience with FinFET technologies and in‑depth familiarity with transistor‑level circuit design.
  • - Extensive design experience with sub‑circuits relevant to Memory/SerDes/D2D, including receive equalizers, DAC‑based transmitters, and high‑speed clocking circuits.
  • - Knowledge of ESD issues, custom digital design, and analog/digital interactions for optimizing circuit performance.
  • - Proficiency with tools for schematic entry, physical layout, design verification, and SPICE simulators, as well as scripting languages like TCL, Perl, C, Python, and MATLAB.
Who You Are:

You are an innovative thinker with excellent problem‑solving skills, capable of working independently on new or special assignments with minimal oversight. Your extensive expertise allows you to implement strategic goals with a direct impact on departmental results. You are known for your ability to communicate effectively with parties within and outside your functional area, and your work on significant and unique issues often requires the evaluation of intangibles. Your exceptional communication, presentation, and documentation skills enable you to influence and drive organizational objectives.

The Team You’ll Be A Part Of:

You will join a dynamic and collaborative team focused on the design and development of high‑performance silicon chips and software content. Our team is dedicated to continuous innovation and excellence, working across geographies and departments to achieve our goals. You will have the opportunity to work with some of the brightest minds in the industry, contributing to projects that shape the future of technology.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non‑monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job‑related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

RTL Design Engineer
RTL Design Engineer

Synopsys, Inc. • Boxborough (MA)

In loco
USD 180.000 - 260.000
RTL
RTL

Synopsys • Stati Uniti

In loco
USD 150.000 - 230.000
Silicon Validation Engineer
Silicon Validation Engineer

Synopsys • Hillsboro (OR)

In loco
USD 110.000 - 160.000
Hardware Engineering, Sr Staff Engineer- 19027
Hardware Engineering, Sr Staff Engineer- 19027

Ansys, Inc. • Stati Uniti

Remoto
USD 141.000 - 211.000
Annual bonus
Equity
ASIC Design Engineer, Sr. Staff-18490
ASIC Design Engineer, Sr. Staff-18490

Synopsys • Mountain View (CA)

In loco
USD 138.000 - 208.000
Health benefits
Employee stock options
SerDes/DSP System, Sr Architect - 18614
SerDes/DSP System, Sr Architect - 18614

Synopsys, Inc. • Sunnyvale (CA), Northern (KY)

Ibrido
USD 170.000 - 260.000
Interface IP, Applications Principal Engineer - 18153
Interface IP, Applications Principal Engineer - 18153

Synopsys Inc • Sunnyvale (CA)

In loco
USD 180.000 - 240.000
SerDes/DSP System, Sr Architect - 18614
SerDes/DSP System, Sr Architect - 18614

Synopsys Inc • Sunnyvale (CA)

In loco
USD 180.000 - 240.000
SoC Engineering, Principal Engineer-18586
SoC Engineering, Principal Engineer-18586

Synopsys, Inc. • Sunnyvale (CA)

In loco
USD 180.000 - 260.000
SoC Engineering, Principal Engineer
SoC Engineering, Principal Engineer

Synopsys Inc • Sunnyvale (CA)

In loco
USD 220.000 - 320.000