Enable job alerts via email!

R&D Sr. Staff Design Engineer - DDR/HBM PHY Architecture

Synopsys

California, Mountain View (MO, CA)

On-site

USD 130,000 - 170,000

Full time

Today
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company is seeking a PHY architect to join their DDR/HBM PHY architecture team. This role involves collaborating with senior architects to design next-generation PHYs, requiring expertise in mixed-signal design and RTL development. The successful candidate will work in a multi-person engineering team, focusing on customer support and innovative product features.

Benefits

Annual Bonus
Equity
Comprehensive Health Benefits
Wellness Benefits
Financial Benefits

Qualifications

  • Minimum 8+ years of related experience or advanced degree with 6+ years.
  • Skilled in generating specifications and communicating within a design team.

Responsibilities

  • Translate customer desires into product design features.
  • Generate functional descriptions and specifications for products.
  • Support customers in product implementation.

Skills

High-Speed Interface Principles
Mixed-Signal Design
RTL Logic Design
Troubleshooting

Education

Advanced Degree

Job description

United States, California, Mountain View

We're looking for a PHY architect to join the DDR/HBM PHY architecture team.

Does this sound like a good role for you?

In this position, you will be part of an architecture team that plans and executes the design for the next-generation DDR and HBM PHYs in the Synopsys IP portfolio. The job entails working with senior architects to understand standard specifications, evaluate ideas, draft specifications, and enable a larger team of design engineers bringing new ideas into silicon. You'd leverage your understanding of computer architecture, mixed-signal design, off-chip signaling, RTL development, design-for-test, and logical verification to create leading-edge products. Supporting Synopsys' customers is also a important part of the role. You will join a collaborative, multi-person engineering team engaged in similar activities on related DDR and HBM PHY development projects.

Job Responsibilities:

  • With the guidance of a senior architect, understand marketing, customer desires and standard specification and translate those into a set of product design features and functions of ongoing and future designs to create best-in-class products
  • Generates the functional description for the product, creating specifications describing the interface components, operation, structure, and behavioral parameters
  • Develop models representing the performance features of interface design sub-components
  • Solve design execution problems tied to the product definition
  • Perform feasibility studies through the evaluation of trial designs
  • Document results, conclusions, and technical insights into performance, power, area, and functional parameters
  • Interact and communicate with design teams performing digital design and verification, analog circuit design and verification, and layout design
  • Supports customers in their implementation of the product

Key Qualifications and Experience:

  • Possesses a minimum of 8+ years of related experience or an advanced degree with 6+ years of related experience.
  • Understands high-speed interface principles, such as mixed-signal design and off-chip signaling
  • Skilled in generating and supporting documentation through written specifications, and communicating those specifications within a design team and to external customers
  • Well-versed in RTL logic design, simulation, test planning, and verification of complex integrated circuit components
  • Knowledgeable in design-for-test, timing analysis, power analysis, behavioral modeling, and synthesis constraints
  • Able to work across a multi-site team to communicate ideas, understand problems, and find solutions to create a leading-edge design.
  • Skilled in troubleshooting and debug of mixed-signal interfaces
  • Knowledge in DDR protocols and JEDEC spec is a plus
  • Experience with GenAI in the design process is a plus
  • Able to work autonomously with high-level guidance

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.