Principal Package Engineer

Delos Data

Palo Alto (CA)

On-site

USD 180,000 - 270,000

Full time

12 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Delos Data is seeking a Senior Packaging Engineer to architect and deliver advanced multi-die IC packages for high-performance AI accelerators. You will lead package architecture, substrate design, manufacturability, and vendor engagement.

Responsibilities include selecting packaging types, defining stack-ups, and coordinating with design teams and foundries to ensure performance and reliability. The role supports bring-up and qualification across next-gen products.

Qualifications

  • B.S./M.S. in Electrical Engineering or related field.
  • Experience with multi-die package design and UCIe (AP/SP) integration.
  • Understanding of substrate materials, stack-ups, and mechanical constraints.
  • Familiarity with SI/PI concepts to collaborate effectively with electrical teams.
  • Experience managing packaging subcontractors.
  • Experience interfacing with TSMC/OSAT for bumping and packaging options.
  • Knowledge of package modeling tools (HFSS, Sigrity, or similar) is a plus.

Responsibilities

  • Select and design optimal multi-die package types (MCM, 2.5D, 3D, fan-out, CoWoS, InFO, CPC, CPO) balancing electrical performance, thermal behavior, cost, and manufacturability.
  • Define package specifications, bump map and ball map, interposer requirements, and mechanical constraints.
  • Define substrate stack-ups, bump pitch, ball pitch, routing, via structures, and material choices for performance and manufacturability.
  • Perform high-speed signal escaping, routing and power distribution network design.
  • Manage subcontractors and work directly with TSMC and/or OSAT on bumping, substrate options, and advanced packaging flows.
  • Partner with IC design, physical design, SI/PI, and board teams to ensure package requirements meet system-level needs.
  • Evaluate emerging packaging technologies and drive adoption for next-generation products.
  • Support package-level bring-up, failure analysis, debug and qualification.

Skills

Multi-die packaging design
UCIe integration
Substrate materials knowledge
SI/PI concepts
Packaging subcontractors management
TSMC/OSAT engagement
Package modeling tools (HFSS/Sigrity)

Education

B.S./M.S. in Electrical Engineering or related field

Tools

HFSS
Sigrity

Job description

Who We Are

We are a startup building foundational technology to address performance, scalability, and resiliency challenges in large-scale AI data center clusters. We are backed by top-tier VC firms and notable angel investors. The company is led by experienced builders and operators who have founded companies, taken them to scale, and exited successfully. We work with a strong sense of unity and shared responsibility, and we expect trust, integrity, and respect in how we collaborate and make decisions. We hold ourselves accountable to one another and to the quality of the work we deliver. Headquartered in Silicon Valley, we operate across a mix of remote and on-site locations in the U.S. and Canada. We aim to create an environment where people are treated fairly, supported in their growth, and are empowered to do meaningful work alongside others who take the craft seriously.

Who We Are

We are a startup building foundational technology to address performance, scalability, and resiliency challenges in large-scale AI data center clusters. We are backed by top-tier VC firms and notable angel investors. The company is led by experienced builders and operators who have founded companies, taken them to scale, and exited successfully. We work with a strong sense of unity and shared responsibility, and we expect trust, integrity, and respect in how we collaborate and make decisions. We hold ourselves accountable to one another and to the quality of the work we deliver. Headquartered in Silicon Valley, we operate across a mix of remote and on-site locations in the U.S. and Canada. We aim to create an environment where people are treated fairly, supported in their growth, and are empowered to do meaningful work alongside others who take the craft seriously.

Some Recent Press

https://www.eetimes.com/startup-boosts-scale-up-to-1000-gpus-in-a-single-domain/

What We Need

A Senior Packaging Engineer responsible for architecting and delivering advanced multi-die IC packages for high-performance AI accelerators. This role focuses on package architecture, substrate design, manufacturability, and vendor engagement.

Key Responsibilities
  • Select and design optimal multi-die package types (MCM, 2.5D, 3D, fan-out, CoWoS, InFO, CPC, CPO) balancing electrical performance, thermal behavior, cost, and manufacturability.
  • Define package specifications, bump map and ball map, interposer requirements, and mechanical constraints.
  • Define substrate stack-ups, bump pitch, ball pitch, routing, via structures, and material choices for performance and manufacturability.
  • Perform high-speed signal escaping, routing and power distribution network design.
  • Manage subcontractors and work directly with TSMC and/or OSAT on bumping, substrate options, and advanced packaging flows.
  • Partner with IC design, physical design, SI/PI, and board teams to ensure package requirements meet system-level needs.
  • Evaluate emerging packaging technologies and drive adoption for next-generation products.
  • Support package-level bring-up, failure analysis, debug and qualification.
Required Skills & Qualifications
  • B.S./M.S. in Electrical Engineering or related field.
  • Experience with multi-die package design and UCIe (AP/SP) integration.
  • Understanding of substrate materials, stack-ups, and mechanical constraints.
  • Familiarity with SI/PI concepts to collaborate effectively with electrical teams.
  • Experience managing packaging subcontractors.
  • Experience interfacing with TSMC/OSAT for bumping and packaging options.
  • Knowledge of package modeling tools (HFSS, Sigrity, or similar) is a plus.
Compensation

Target base salary for this role is $180,000-$270,000 per year + meaningful equity + benefits + 401k. Our salary ranges are determined by role, level, experience, and location.

We are an equal opportunity employer. We value a range of perspectives and experiences and make employment decisions based on merit and business needs. We do not discriminate on the basis of legally protected characteristics.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Package Engineer
Principal Package Engineer

Delos Data Inc • Palo Alto (CA)

On-site
USD 180,000 - 270,000
Packaging Mechanical Engineer
Packaging Mechanical Engineer

DensityAI • Mountain View (CA)

On-site
USD 200,000 - 275,000
Technical Director, Packaging Engineering (AI2557)
Technical Director, Packaging Engineering (AI2557)

SiMa.ai • San Jose (CA)

On-site
USD 231,000 - 358,000
Package Layout Engineer
Package Layout Engineer

DensityAI • Mountain View (CA)

On-site
USD 200,000 - 275,000
Technical Director, Packaging Engineering (AI2557)
Technical Director, Packaging Engineering (AI2557)

SiMa.ai, Inc. • San Jose (CA)

On-site
USD 231,000 - 358,000
Private equity
Benefits package
Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 183,000 - 248,000
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal

Eliyan Corporation • San Francisco (CA)

On-site
USD 120,000 - 160,000
Excellent benefits
Fun work environment
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging

Amazon Inc. • Cupertino (CA)

On-site
USD 213,000 - 288,000