Principal Engineer, IO Design

Micron Technology, Inc.

Boise (ID)

On-site

USD 120,000 - 190,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Micron Technology, Inc. in Boise, Idaho seeks a Principal IO/Clocking Design Engineer to lead high-speed IO and clocking circuit development for DRAM products.

You will drive modeling, verification and optimization while collaborating with cross-functional teams across silicon validation, product engineering, and process integration. The role requires 10+ years of analog/mixed-signal design and strong expertise in Cadence, UNIX, and CMOS processes.

Qualifications

  • MSEE + 10 years or BSEE + 12 years in analog and mixed-signal circuit design.
  • Proficiency with UNIX and Cadence (simulation, schematic entry, SPF extraction).
  • Understanding of device physics and CMOS processing techniques.
  • Ability to supervise layout work and minimize parasitic impacts.
  • Strong communication skills to convey technical concepts to peers.
  • Mental agility to work with multiple product types and teams.

Responsibilities

  • Innovate, design, optimize and verify high-speed IO and clocking circuits used in new DRAM products.
  • Apply proven high-speed circuit design techniques and enhance evaluation of the IO data path and clocking path at circuit level.
  • Develop accurate modeling, analysis and simulation methodology to capture key circuit performance metrics and their impact to product specifications at full-chip and system level.
  • Work with Product Engineering and SI team to compare silicon performance with simulation results and support correlation activities.
  • Collaborate with process integration and transistor modeling teams on Micron's next groundbreaking process node.

Skills

UNIX
Cadence
Device physics
CMOS processing
Layout supervision
Communication
Adaptability
High-speed design
Channel modeling
Noise analysis
Mentoring
AI/ML
Python
Perl
Agentic AI

Education

MSEE
BSEE

Tools

Cadence

Job description

Our vision is to transform how the world uses information to enrich life for all .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are seeking a Principal IO/Clocking Design Engineer to be a part of our design team working on critical high-speed circuits common to all DRAM related memory products! In this position, you will be responsible for the development, design, optimization, verification, and fan out of these high-speed circuits to all DRAM related projects at Micron. You will work on equalization and bandwidth extension to push the speed limits of the circuit and process technology, analyze resulting IO impairments, clock jitter and duty error impact to DRAM system and timing budget, and develop effective engineering solutions.

Responsibilities:

  • Innovate, design, optimize and verify high-speed IO and clocking circuits used in new DRAM products.

  • Apply proven high-speed circuit design techniques and enhance critical performance evaluation of the IO data path and clocking path at circuit level.

  • Develop accurate modeling, analysis and simulation methodology to capture key circuit performance metrics and their impact to product specifications at full-chip and system level.

  • Work with Product Engineering and SI team to compare silicon performance with simulation results and support correlation activities.

  • Collaborate with process integration and transistor modeling teams on Micron's next groundbreaking process node.

Minimum Qualifications:

  • Minimum MSEE + 10 years or BSEE + 12 years of industry experience in analog and mixed-signal circuit design.

  • Proficiency with UNIX and CADENCE design environment (simulation, schematic entry, SPF extraction).

  • Understanding of device physics and basic CMOS processing techniques.

  • Ability to supervise layout work and understand good layout practices for high-speed circuits to minimize parasitic impacts.

  • Strong communication skills with the ability to convey sophisticated technical concepts to other design peers both verbally and written.

  • Mental agility is a must for this position as we work with all product types (commodity, mobile, graphics) and product teams in parallel with silicon validation efforts.

Preferred Qualifications:

  • 7+ years of experience in high-speed transmitter, receiver and clocking circuit design and optimization with proven silicon successes.

  • Prior experience in channel modeling and characterization, transceiver noise and timing budget analysis, equalization techniques, SI knowledge, etc.

  • Demonstrated ability in mentoring and coaching engineers early in their careers.

  • Demonstrated ability with AI/ML usage and fluency in scripting languages such as PERL/Python.

  • The Use of Agentic AI

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer, IO Design
Principal Engineer, IO Design

Micron • Boise (ID)

On-site
USD 140,000 - 210,000
Medical, dental, vision plans
Paid time off
Paid holidays
Principal Engineer, IO Design
Principal Engineer, IO Design

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 150,000 - 210,000
Principal Engineer, IO Design
Principal Engineer, IO Design

Micron Technology • Boise (ID)

On-site
USD 140,000 - 210,000
Principal, MTS, DRAM Systems Architect
Principal, MTS, DRAM Systems Architect

Micron Technology • Boise (ID)

On-site
USD 180,000 - 240,000
Relocation assistance
Comprehensive benefits (medical,Dental
Vision, PTO & holidays
Principal Engineer, IO Design Boise, Idaho, United States of America
Principal Engineer, IO Design Boise, Idaho, United States of America

Micron Technology, Inc. • Boise (ID), Northern (KY)

Hybrid
USD 150,000 - 210,000
Medical/Dental/Vision plans
Paid time off
Paid holidays
+1
Senior Circuit Design Engineer, DRAM
Senior Circuit Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Staff Design Engineer, DRAM
Staff Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
MTS, IO Design Engineering Boise, Idaho, United States of America
MTS, IO Design Engineering Boise, Idaho, United States of America

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off and holidays
Principal, SMTS, DRAM Systems Architect
Principal, SMTS, DRAM Systems Architect

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Principal Analog Design Engineer
Principal Analog Design Engineer

Micron Technology • Boise (ID)

On-site
USD 140,000 - 220,000
Medical insurance
Dental insurance
Vision insurance
+2