Power Architecture and Optimization Engineer – New College Grad 2025

NVIDIA Corporation; Santa Clara (CA); On-site; USD 96,000 - 184,000; Full time

Job summary

NVIDIA Corporation seeks a Power Architecture and Optimization Engineer for new college graduates in 2025. This role involves collaborating on power optimization for GPUs and networking chips, focusing on energy efficiency and advanced micro-architecture techniques. Candidates pursuing a degree in Electrical or Computer Engineering, with skills in Verilog, power analysis, and coding in Python or C++, are encouraged to apply.

Benefits

Equity options

Comprehensive benefits package

Qualifications

• Pursuing a degree in Electrical Engineering or Computer Engineering.
• Strong understanding of energy consumption and low power design.
• Familiarity with Verilog and ASIC design principles.

Responsibilities

• Use tools for pre-silicon power analysis to improve product efficiency.
• Develop best practices for pre-silicon power analysis.
• Perform comparative power analysis to identify trends and bugs.

Skills

Energy consumption concepts

Low power design

Strong coding skills in Python

Strong coding skills in C++

Strong coding skills in Perl

Analytical skills

Education

BS or MS in Electrical Engineering

BS or MS in Computer Engineering

Tools

Verilog

Power Artist

PTPX (Prime Power RTL, RTL Architect)

Job description

Power Architecture and Optimization Engineer – New College Grad 2025 page is loaded

Power Architecture and Optimization Engineer – New College Grad 2025

Apply locations US, CA, Santa Clara US, TX, Austin time type Full time posted on Posted 21 Days Ago time left to apply End Date: June 27, 2025 (9 days left to apply) job requisition id JR1988172

We are now looking for a Power Architecture and Optimization Engineer – New College Grad! NVIDIA prides in having energy efficient products. We believe in continuing to maintain our products' energy efficiency compared to competition is key to our continued success.

Our team is privileged to work on Power Optimization of Data center, gaming and automotive GPU chips. We also work on power optimization of Networking chips. The gamut of GPUs and networking chips requires the team to provide architecture, micro-architecture, RTL Design, methodology and AI based power optimization solutions. You will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for NVIDIA's next generation GPUs and Networking products. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.

What You'll Be Doing:

• Use internally developed tools and industry standard pre-silicon gate-level and RTL power analysis tools, to help improve product power efficiency.

• Develop and share best practices for performing pre-silicon power analysis.

• Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.

• Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.

• Select and run a wide variety of workloads for power analysis.

• Prototype a new architectural feature in Verilog and analyze power.

What We Need To See:

• Pursuing BS or MS in Electrical Engineering, Computer Engineering, or related fields.

• Strong understanding of concepts of energy consumption, estimation, data movement and low power design.

• Familiarity with Verilog and ASIC design principles, including knowledge of Power Artist, PTPX (Prime Power RTL, RTL Architect). Previous internships and/or work on Power Optimization would be beneficial.

• Strong coding/automation skills, preferably in Python, Perl, and C++.

• Strong analytical skills with go-getter attitude.

The base salary range is 96,000 USD - 184,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Similar Jobs (5)

Senior Power Architecture and Optimization Engineer

locations US, CA, Santa Clara time type Full time posted on Posted 27 Days Ago

Logic and Digital Circuit Design Engineer - New College Grad 2025

locations US, CA, Santa Clara time type Full time posted on Posted 30+ Days Ago

Low Power ASIC Engineer - New College Grad 2025

locations US, CA, Santa Clara time type Full time posted on Posted 15 Days Ago time left to apply End Date: June 30, 2025 (12 days left to apply)

About Us

NVIDIA is the world leader in accelerated computing.

NVIDIA pioneered accelerated computing to tackle challenges no one else can solve. Our work in AI and digital twins is transforming the world's largest industries and profoundly impacting society.