Post Silicon High-Speed I/O Validation Engineer

AMD

Austin (TX)

On-site

USD 150,000 - 230,000

Full time

8 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

AMD benefits

Job summary

AMD is seeking a Senior Technical Validation Engineer to join the datacenter CPU post-silicon validation team, focusing on high-speed IO and inter-die interfaces. You will drive feature enablement, validation planning, and validation infrastructure development for AMD Server products.

You will lead cross-functional efforts, develop test content, and debug complex SoC and system-level issues, collaborating with teams across the company to improve validation methodologies and automation.

Qualifications

  • Leadership experience in SOC design or validation.
  • Experience with inter-die interfaces (UCIe, UALink, PCIe Gen5/6+, CXL).
  • Understanding of modern x86 server architecture and platforms.
  • Experience developing validation methodologies and infrastructure.
  • Test plan and workload development experience.
  • Participation in silicon bring up and debugging; support to internal teams.
  • Proficiency in programming/scripting (C/C++, Python, Perl).
  • Working knowledge of Linux/Windows servers.

Responsibilities

  • Develop and execute feature enablement and validation test plans for SoC- and system-level IO features across AMD Server products.
  • Create test content for focus and system-level stress testing of IO domains and cross-product tests.
  • Build post-silicon validation infrastructure (software, hardware, lab).
  • Test interactions between SoC features using validation infra.
  • Debug and drive root-cause analysis for SoC issues.
  • Collaborate with cross-functional teams to improve validation tools and debugging.
  • Contribute to post-silicon validation strategy, methods, and processes.
  • Lead internal task forces and participate in industry consortia.

Skills

Leadership
UCIe
UALink
PCIe Gen5/6
CXL
Validation methods
Test plans
SoC bring-up
Debugging
Python
C/C++
Perl
Linux/Windows
Communication
Lab equipment
System architecture

Education

Bachelors or Masters in CS/CE/EE

Tools

Python

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

THE ROLE:

We are looking for a dynamic, energetic, and visionary Senior Technical Validation Engineer to join our growing datacenter CPU post silicon validation team, in particular in the areas of highspeed IO such as inter-die interface UCIe, UALink, PCI Express and Compute Express Link (CXL), multi-socket interfaces.

THE PERSON:

As a senior member of the technical staff, you will be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry leading technologies to market. The Systems Design Engineering and validation team fosters and encourages continuous technical innovation to showcase successes as well as facil ate continuous career development.

KEY RESPONSIBILITIES:

  • Develop and execute feature enablement and validation test plans for SoC- and system-level SoC features across all AMD Server products for High-Speed IO
  • Develop test content for both focus testing as well as system level stress testing of IO domain plus cross product stress testing
  • Develop post-silicon validation infrastructure (software, hardware, automation environment, and lab setup)
  • Test interactions between various SoC features using validation infrastructure
  • Debug and drive root-cause analysis for SoC related issues
  • Collaborate with cross-functional teams in developing tools to improve SoC validation and debug
  • Work with cross-functional teams to improve post-silicon validation test strategy, methodology, and process
  • Lead internal task forces, workgroups as well as participation in industry consortium

PREFERRED EXPERIENCE:

  • Proven leadership experience in soc design or validation
  • Has experience in UCIe, UALink, PCIe Gen5/6+, CXL, UCIe or proprietary inter-die and multi-socket server interface in either electrical or functional or both.
  • Understanding of modern x86 microprocessor architecture and Server platform architecture is highly desired
  • Experience developing validation methodologies and infrastructure
  • Test plan and workload development experience
  • Participated in silicon bring up and debug, support to internal engineering teams
  • Able to execute and drive success of programs with multiple projects on the go
  • Debug skills at both SoC and system level
  • Familiarity with programming / scripting language (C/C++, Python, Perl, ...)
  • Working knowledge of Server OSes (Linux, Windows)
  • Must be a self-starting team player with excellent communication skills who can work with minimal guidance
  • Forward thinker that drives improvement todevelopment process, code architecture and fosters a spirit of innovation and continuous improvement
  • Strong verbal and written English communication skills
  • Extensive experience with common lab equipment, including protocol/logic analyzers, oscilloscopes, etc.
  • Extensive experience with board/platform-leveldebug, including delivery, sequencing, analysis, and optimization
  • Extensive knowledge of system architecture, technical debug, and validation strategy
  • Strong analytical/problem-solving skills and pronounced attention to details

ACADEMIC CREDENTIALS:

  • Bachelors or Masters Degree in Computer Science, Computer Engineering, Electrical Engineering, or equivalent

LOCATIONS:

  • Austin, TX (preferred) or Santa Clara, CA.

This role is not eligible for visa sponsorship.

#LI-CB1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Post Silicon High-Speed I/O Validation Engineer
Post Silicon High-Speed I/O Validation Engineer

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 140,000 - 170,000
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

AMD • Santa Clara (CA)

On-site
USD 140,000 - 200,000
Platform Validation Lead - IO Interfaces
Platform Validation Lead - IO Interfaces

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 150,000 - 190,000
Health insurance
Platform Validation Lead - IO Interfaces
Platform Validation Lead - IO Interfaces

AMD • Austin (TX)

On-site
USD 140,000 - 200,000
Platform Validation Lead - IO Interfaces
Platform Validation Lead - IO Interfaces

Hardware FYI • Austin (TX), Northern (KY)

Hybrid
USD 150,000 - 190,000
Benefits at a glance
Systems Hardware Development & Validation Engineer
Systems Hardware Development & Validation Engineer

AMD • Santa Clara (CA)

On-site
USD 120,000 - 150,000
HSIO Validation Execution Engineer
HSIO Validation Execution Engineer

AMD • Austin (TX)

On-site
USD 120,000 - 150,000
Systems Hardware Development & Validation Engineer
Systems Hardware Development & Validation Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 120,000 - 180,000
Post-Silicon Validation Engineer
Post-Silicon Validation Engineer

Advanced Micro Devices, Inc. • Fort Collins (CO)

On-site
USD 120,000 - 160,000
Lead SoC Validation Architect
Lead SoC Validation Architect

AMD • Austin (TX)

On-site
USD 140,000 - 200,000